



NOTES IN TURQUOISE REFER TO XILINX DOCUMENTATION.


**APPLE II SLOT**  
APPLEIISLOT.SchDoc




**LEVEL TRANSLATOR**  
LEVELTRANSLATOR.SchDoc



**FPGA**  
XC3S500E-4PQ208.SchDoc




**PERIPHERAL BD**  
PERIPHERAL.SchDoc




**VIDEO INTERFACE**  
SVGA.SchDoc




**SERIAL DATA IO CARD**  
SDIO.SchDoc



**IDE INTERFACE**  
IDE.SchDoc




**HIGH SPEED RAM**  
SRAM-128Kx8x2.SchDoc




**1V2 POWER SUPPLY**  
PSU\_1084\_1V2.SchDoc




**1V8 POWER SUPPLY**  
PSU\_1084\_1V8.SchDoc




**2V5 POWER SUPPLY**  
PSU\_1084\_2V5.SchDoc



**3V3 POWER SUPPLY**  
PSU\_1084\_3V3.SchDoc



**FPGAPOWER**  
FPGAPOWER.SchDoc



IISLOT

AIS

IISLOT

APPLEBUS

AIB

APPLEBUS

ENABLE

ENABLE

CLOCKS

CLOCKS

NB2PBIO

NB2PBIO

I2C

I2C

SPI+ID

SPI+ID

SVGA

VGA

SVGA

SDIO

SD

SDIO

IDE

IDE


IDE

SRAM

RAM


SRAM

**JTAG INTERFACE**  
CON\_10WBOXHDREDGEM.SchDoc



SYS\_JTAG

**BOOT PROM**  
M25Pxx SPI\_BOOT.SchDoc




BOOTPROM

ROM

BOOTPROM

**ON BOARD OSCILLATOR**  
SYSCLK.SchDoc



SYSCLK

SYSCLK

SYSCLK

SYS\_JTAG

SYS\_JTAG

**TOP LEVEL COLOUR CODE:**

- PINK:** I/O CONNECTION/REAL WORLD ACCESS
- GREEN:** INTERNAL PROCESS/SERVICE
- BLUE:** SYSTEM CORE/USER AVAILABLE
- RED:** POWER RELATED SERVICE



**FD2**  
Fiducial - Round




**FD1**  
Fiducial - Round

**SN1**  
[BARCODE/SERIAL NUMBER]  
SERIAL NUMBER

|   |                        |                   |
|---|------------------------|-------------------|
| TITLE: <b>Carte Blanche for the Apple II</b>                      |                        |                   |
| SIZE: <b>A4</b>   | VERSION: <b>CB500E</b> | CHKD: <b>SRKH</b> |
| DATE: 30/09/2009  | TIME: 9:39:02 PM       | SHEET 1 OF 18     |
| FILE: C:\AppleLogic\CarteBlanche\CBI_TEMPLATE\CarteBlanche.SchDoc |                        |                   |



www.AppleLogic.org

Apple II FPGA Peripheral Board









### JTAG PROGRAMMING INTERFACE

IF YOU ARE CONNECTING THIS INTERFACE TO USER BOARD A OR USER BOARD B DO NOT CONNECT THE REF PIN. REFER TO THE APPLELOGIC WEBSITE FOR DETAILS



▲ POR REQUIREMENTS:  
 1. - VCCINT - 1.2V  
 2. - VCCAUX - 2.5V  
 3. - VCCO BANK 0+1+2+3 - 3.3V

(DS312-P112)



TITLE: **FPGA POWER CONFIG.**

SIZE: **A4**

VERSION: **CB500E**

CHKD: **SRKH**

DATE: **30/09/2009**



TIME: **9:39:02 PM**

SHEET **3** OF **18**


FILE: **C:\AppleLogic\CarteBlanche\CBI\_TEMPLATE\FPGAPOWER.SchDoc**

www.AppleLogic.org

**Carte Blanche**  
Apple II FPGA Peripheral Board






4.2V TRANSLATOR POWER



APPLE II BUS  
DISABLED DURING  
CONFIG


3.3V TO 5.0V TRANSLATORS



**SLOT DEFINITION FOR APPLE II/II+/IIe/IIGS AND III**

TO CARD

|   |                         |                             |   |
|---|-------------------------|-----------------------------|---|
| TITLE: <b>APPLE II BUS INTERFACE</b>                                    |                         |                             | <a href="http://www.AppleLogic.org">www.AppleLogic.org</a><br><br><small>Apple II FPGA Peripheral Board</small> |
| SIZE: <b>A4</b>   | VERSION: <b>CB500E</b>  | CHKD: <b>SRKH</b>           |   |
| DATE: <b>30/09/2009</b>   | TIME: <b>9:39:03 PM</b> | SHEET <b>5</b> OF <b>18</b> |   |
| FILE: <i>C:\AppleLogic\CarteBlanche\CBI_TEMPLATE\APPLEIISLOT.SchDoc</i> |                         |                             |   |



**R1 TO BE IN THE 100R RANGE**

$$V_{out} = 1.25 \left(1 + \frac{R2}{R1}\right) + [(I_{Adj}) (R2)]$$


$$I_{Adj} = 120\mu A$$

$$V_{out} = 1.25 \left(1 + \frac{0}{330}\right) + [0.000,120 \times 120]$$





$$V_{out} = (1.25 \times 1.00) + 0.0144$$


$$V_{out} = 1.25 + 0.0144$$

$$V_{out} = 1.2644v$$

|  |                         |                             |  |
|--|-------------------------|-----------------------------|--|
| TITLE: <b>1V2 POWER SUPPLY</b>   |                         |                             | www.AppleLogic.org   |
| SIZE: <b>A4</b>  | VERSION: <b>CB500E</b>  | CHKD: <b>SRKH</b>           | <br><small>Apple II FPGA Peripheral Board</small> |
| DATE: <b>30/09/2009</b>  | TIME: <b>9:39:03 PM</b> | SHEET <b>6</b> OF <b>18</b> |  |
| FILE: <i>C:\AppleLogic\CarteBlanche\CBI_TEMPLATE\PSU_1084_1V2.SchDoc</i> |                         |                             |  |


HDR1  
MOLEX - 53751 - 1009






**R1 TO BE IN THE 100R RANGE**  
 $V_{out} = 1.25 (1 + \frac{R2}{R1}) + [(I_{Adj}) (R2)]$   
 $I_{Adj} = 120\mu A$

$V_{out} = 1.25 (1 + \frac{56}{120}) + [0.000,120 \times 120]$   
 $V_{out} = (1.25 \times 1.455) + 0.0144$   
 $V_{out} = 1.818 + 0.0144$   
 $V_{out} = 1.8324v$

|  |                         |                             |  |
|--|-------------------------|-----------------------------|--|
| TITLE: <b>1V8 POWER SUPPLY</b>   |                         |                             | <a href="http://www.AppleLogic.org">www.AppleLogic.org</a><br><br><small>Apple II FPGA Peripheral Board</small> |
| SIZE: <b>A4</b>  | VERSION: <b>CB500E</b>  | CHKD: <b>SRKH</b>           |  |
| DATE: <b>30/09/2009</b>  | TIME: <b>9:39:03 PM</b> | SHEET <b>8</b> OF <b>18</b> |  |
| FILE: <i>C:\AppleLogic\CarteBlanche\CBI_TEMPLATE\PSU_1084_1V8.SchDoc</i> |                         |                             |  |





**R1 TO BE IN THE 100R RANGE**

$$V_{out} = 1.25 \left(1 + \frac{R_2}{R_1}\right) + [I_{Adj} (R_2)]$$

$$I_{Adj} = 120\mu A$$

$$V_{out} = 1.25 \left(1 + \frac{91}{56}\right) + [0.000,120 \times 91]$$

$$V_{out} = (1.25 \times 2.625) + 0.01092$$

$$V_{out} = 3.28125 + 0.01092$$

$$V_{out} = 3.292v$$

TITLE: **3V3 POWER SUPPLY**

SIZE: **A4**

VERSION: **CB500E**

CHKD: **SRKH**

DATE: **30/09/2009**

TIME: **9:39:03 PM**


SHEET **9** OF **18**

FILE: **C:\AppleLogic\CarteBlanche\CBI\_TEMPLATE\PSU\_1084\_3V3.SchDoc**

www.AppleLogic.org

**Carte Blanche**

Apple II FPGA Peripheral Board



**R1 TO BE IN THE 100R RANGE**

$$V_{out} = 1.25 \left(1 + \frac{R2}{R1}\right) + [(I_{Adj}) (R2)]$$


$$I_{Adj} = 120\mu A$$






$$V_{out} = 1.25 \left(1 + \frac{120}{120}\right) + [0.000,120 \times 120]$$


$$V_{out} = (1.25 \times 2.00) + 0.0144$$


$$V_{out} = 2.500 + 0.0144$$







$$V_{out} = 2.5144v$$

|  |                         |                              |   |
|--|-------------------------|------------------------------|---|
| TITLE: <b>2V5 POWER SUPPLY</b>   |                         |                              | www.AppleLogic.org  |
| SIZE: <b>A4</b>  | VERSION: <b>CB500E</b>  | CHKD: <b>SRKH</b>            | <br><small>Apple II FPGAs Peripheral Board</small> |
| DATE: <b>30/09/2009</b>  | TIME: <b>9:39:03 PM</b> | SHEET <b>10</b> OF <b>18</b> |   |
| FILE: <i>C:\AppleLogic\CarteBlanche\CBI_TEMPLATE\PSU_1084_2V5.SchDoc</i> |                         |                              |   |







|  |                        |                   |   |
|--|------------------------|-------------------|---|
| TITLE: <b>SPI SYSTEM BOOT FLASH</b>                                  |                        |                   | www.AppleLogic.org  |
| SIZE: <b>A4</b>  | VERSION: <b>CB500E</b> | CHKD: <b>SRKH</b> | <br>Carte Blanche<br><small>Apple II FPGA Peripheral Board</small> |
| DATE: 30/09/2009   | TIME: 9:39:03 PM       | SHEET 12 OF 18    |   |
| FILE: C:\AppleLogic\CarteBlanche\CBI_TEMPLATE\M25Pxx SPI_BOOT.SchDoc |                        |                   |   |







**SVGA DB15 CONNECTOR**  
SVGAIO.SchDoc




| Colour level | 0.83V | 0.56V | 0.27V | 0.00V |
|--------------|-------|-------|-------|-------|
| MSB (1) 330R | 1     | 1     | 0     | 0     |
| LSB (0) 680R | 1     | 0     | 1     | 0     |














|  |                         |                              |  |
|--|-------------------------|------------------------------|--|
| TITLE: <b>14.31818MHZ SYS CLOCK</b>                                |                         |                              | www.AppleLogic.org   |
| SIZE: <b>A4</b>  | VERSION: <b>CB500E</b>  | CHKD: <b>SRKH</b>            | <br><small>Apple II FPGA Peripheral Board</small> |
| DATE: <b>30/09/2009</b>  | TIME: <b>9:39:03 PM</b> | SHEET <b>16</b> OF <b>18</b> |  |
| FILE: <i>C:\AppleLogic\CarteBlanche\CBI_TEMPLATE\SYSCLK.SchDoc</i> |                         |                              |  |









**NOTE:**  
INIT\_B ASSERTS DURING CONFIG.  
DO NOT OSCILLATE DURING CONFIG.  
TURN OFF OTHER SPI DEVICES DURING CONFIG



**INTERNAL XC3SxxxE RESISTANCE VALUES**  
RPU - PULL UP RESISTOR (VCCO = 3V3) = 10kΩ OHMS  
RPD - PULL DOWN RESISTOR (VCCO = 3V3) = 34kΩ OHMS  
(UG332-P61)







**M0, M1, M2**  
SET EXTERNAL SPI MASTER BOOT FROM EXTERNAL SPI FLASH  
M0 = H  
EXTERNAL PULL UP  
M1 = L  
INTERNAL PULL DOWN  
M2 = L  
EXTERNAL PULL DOWN  
(UG332-P34)

| XC3S250E              |                     |
|-----------------------|---------------------|
| Device                | XC3S250E            |
| System Gates          | 250K                |
| Logic Cells           | 5,508               |
| Dedicated Multipliers | 12                  |
| Common Logic Blocks   | 612                 |
| Block RAM Bits        | 216k (27.6KB)       |
| Distributed RAM Bits  | 38k (4.8KB)         |
| User IO               | 158 (32 Input Only) |
| Min-Max DCM Input     | 5MHz-300MHz         |
| DCMs                  | 4                   |

| XC3S500E              |                     |
|-----------------------|---------------------|
| Device                | XC3S500E            |
| System Gates          | 500K                |
| Logic Cells           | 10,476              |
| Dedicated Multipliers | 20                  |
| Common Logic Blocks   | 1,164               |
| Block RAM Bits        | 360k (45KB)         |
| Distributed RAM Bits  | 73k (9.1KB)         |
| User IO               | 158 (32 Input Only) |
| Min-Max DCM Input     | 5MHz-300MHz         |
| DCMs                  | 4                   |

| GLOBAL CLOCK ALLOCATIONS   |  |
|--|--|
| <b>DCM XIY0 INPUT</b><br>GCLK0 - 7.159MHZ<br>GCLK2 - PBIO24 - EXT CLOCK<br>GCLK3 GCLK1 GCLK2 GCLK3   | <b>DCM X0Y1 INPUT</b><br>GCLK 8 - 14.31818MHZ<br>GCLK 10 - PBIO26 - EXT CLOCK<br>GCLK8 GCLK9 GCLK10 GCLK11 |
| <b>DCM XIY1 INPUT</b><br>GCLK4 - PBIO21 - EXT CLOCK<br>GCLK5 - PBIO22 - EXT CLOCK<br>GCLK6 - PBIO23 - EXT CLOCK<br>GCLK7 - CLK_EXT0 - EXT CLOCK<br>GCLK8 GCLK9 GCLK10 GCLK11 | <b>DCM X0Y0 INPUT</b><br>GCLK15 - PBIO25 - EXT CLOCK<br>GCLK12 GCLK13 GCLK14 GCLK15                        |





**SVGA INTERFACE**