NOTES IN TURQUOISE REFER TO XILINX DOCUMENTATION.

APPLE II SLOT
APPLEIISLOT.SchDoc

IISLOT

LEVEL TRANSLATOR
LEVELTRANSLATOR.SchDoc

IISLOT — AIIS — IISLOT
APPLEBUS — AIIB — APPLEBUS
ENABLE — ENABLE

FPGA
XC3S500E-4PQ208.SchDoc

CLOCKS
NB2PBIO
I2C
SPI+ID
SVGA — VGA — SVGA
SDIO — SD — SDIO
IDE — IDE — IDE
BOOTPROM — ROM — BOOTPROM
SYSCLK — SYSCLK — SYSCLK
SYS_JTAG — SYS_JTAG — SYS_JTAG
SRAM — RAM — SRAM

PERIPHERAL BD
PERIPHERAL.SchDoc

CLOCKS
NB2PBIO
I2C
SPI+ID

VIDEO INTERFACE
SVGA.SchDoc

SVGA

SERIAL DATA IO CARD
SDIO.SchDoc

SDIO

IDE INTERFACE
IDE.SchDoc

IDE

HIGH SPEED RAM
SRAM-128Kx8x2.SchDoc

SRAM

JTAG INTERFACE
CON_10WBOXHDREDGEM.SchDoc

SYS_JTAG

BOOT PROM
M25Pxx SPI_BOOT.SchDoc

BOOTPROM

ON BOARD OSCILLATOR
SYSCLK.SchDoc

SYSCLK

1V2 POWER SUPPLY
PSU_1084_1V2.SchDoc

1V8 POWER SUPPLY
PSU_1084_1V8.SchDoc

2V5 POWER SUPPLY
PSU_1084_2V5.SchDoc

3V3 POWER SUPPLY
PSU_1084_3V3.SchDoc

FPGAPOWER
FPGAPOWER.SchDoc

TOP LEVEL COLOUR CODE:

PINK: ——— I/O CONNECTION/REAL WORLD ACCESS
GREEN: ——— INTERNAL PROCESS/SERVICE
BLUE: ——— SYSTEM CORE/USER AVAILABLE
RED: ——— POWER RELATED SERVICE

FD2
Fiducial - Round

FD1
Fiducial - Round

SN1
BARCODE/SERIAL NUMBER
SERIAL NUMBER

TITLE: **Carte Blanche for the Apple II**		www.AppleLogic.org Carte Blanche Apple-II FPGA Peripheral Board
SIZE: **A4**	VERSION: **CB500E**	CHKD: **SRKH**
DATE: 30/09/2009	TIME: 9:39:02 PM	SHEET 1 OF 18
FILE: *C:\AppleLogic\CarteBlanche\CB1_TEMPLATE\CarteBlanche.SchDoc*		



JTAG PROGRAMMING INTERFACE

IF YOU ARE CONNECTING THIS INTERFACE TO
USER BOARD A OR USER BOARD B
DO NOT CONNECT THE REF PIN. REFER
TO THE APPLELOGIC WEBSITE FOR DETAILS

TITLE: JTAG INTERFACE			www.AppleLogic.org Carte Blanche Apple II FPGA Peripheral Board
SIZE: A4	VERSION: CB500E	CHKD: SRKH	
DATE: 30/09/2009	TIME: 9:39:02 PM	SHEET 2 OF 18	
FILE: C:\AppleLogic\CarteBlanche\CB1_TEMPLATE\CON_10WBOXHDREDGEM.SchDoc			





POR REQUIREMENTS:
1. - VCCINT - 1.2V
2. - VCCAUX - 2.5V
3. - VCCO BANK 0+1+2+3 - 3.3V

(DS312-P112)





TITLE: **FPGA POWER CONFIG.**			www.AppleLogic.org Carte Blanche Apple II FPGA Peripheral Board
SIZE: **A4**	VERSION: **CB500E**	CHKD: **SRKH**	
DATE: 30/09/2009	TIME: 9:39:02 PM	SHEET **3** OF **18**	
FILE: *C:\AppleLogic\CarteBlanche\CB1_TEMPLATE\FPGAPOWER.SchDoc*			



TITLE:	**AII BUS LEVEL TRANSLATORS**	www.AppleLogic.org	
SIZE: **A3**	VERSION: **CB500E**	CHKD: **SRKH**	Carte Blanche
DATE: 30/09/2009	TIME: 9:39:02 PM	SHEET 4 OF 18	
FILE: *C:\AppleLogic\CarteBlanche\CB1_TEMPLATE\LEVELTRANSLATOR.SchDoc*			



SLOT DEFINITION FOR APPLE II/II+/IIe/IIGS AND III

TITLE:	APPLE II BUS INTERFACE		www.AppleLogic.org Carte Blanche Apple-II FPGA Peripheral Board
SIZE: A4	VERSION: CB500E	CHKD: SRKH	
DATE: 30/09/2009	TIME: 9:39:03 PM	SHEET 5 OF 18	
FILE: C:\AppleLogic\CarteBlanche\CB1_TEMPLATE\APPLEIISLOT.SchDoc			

1V2

1.2V Output



R1 TO BE IN THE 100R RANGE

Vout = 1.25 (1+$\frac{R2}{R1}$) + [(IAdj) (R2)]

IAdj = 120uA

Vout = 1.25 (1+$\frac{0}{330}$) + [0.000,120 x 120]

Vout = (1.25 x 1.00) + 0.0144

Vout = 1.25 + 0.0144

Vout = 1.2644v

TITLE: **1V2 POWER SUPPLY**			www.AppleLogic.org Carte Blanche Apple II FPGA Peripheral Board
SIZE: **A4**	VERSION: **CB500E**	CHKD: **SRKH**	
DATE: 30/09/2009	TIME: 9:39:03 PM	SHEET **6** OF **18**	
FILE: *C:\AppleLogic\CarteBlanche\CB1_TEMPLATE\PSU_1084_1V2.SchDoc*			







TITLE: **PERIPHERAL BD INTERFACE**		www.AppleLogic.org Carte Blanche Apple II FPGA Peripheral Board
SIZE: **A4**	VERSION: **CB500E**	CHKD: **SRKH**
DATE: 30/09/2009	TIME: 9:39:03 PM	SHEET 7 OF 18
FILE: *C:\AppleLogic\CarteBlanche\CB1_TEMPLATE\PERIPHERAL.SchDoc*		

1V8

1.8V Output



R1 TO BE IN THE 100R RANGE

Vout = 1.25 (1+$\frac{R2}{R1}$) + [(IAdj) (R2)]

IAdj = 120uA

Vout = 1.25 (1+ $\frac{56}{120}$) + [0.000,120 x 120]

Vout = (1.25 x 1.455) + 0.0144

Vout = 1.818 + 0.0144

Vout = 1.8324v

TITLE: **1V8 POWER SUPPLY**			www.AppleLogic.org Carte Blanche Apple II FPGA Peripheral Board
SIZE: **A4**	VERSION: **CB500E**	CHKD: **SRKH**	
DATE: 30/09/2009	TIME: 9:39:03 PM	SHEET **8** OF **18**	
FILE: *C:\AppleLogic\CarteBlanche\CB1_TEMPLATE\PSU_1084_1V8.SchDoc*			

3V3

3.3V Output



R1 TO BE IN THE 100R RANGE

Vout = 1.25 (1+$\frac{R2}{R1}$) + [(IAdj) (R2)]

IAdj = 120uA

Vout = 1.25 (1+ $\frac{91}{56}$) + [0.000,120 x 91]

Vout = (1.25 x 2.625) + 0.01092

Vout = 3.28125 + 0.01092

Vout = 3.292v

TITLE: **3V3 POWER SUPPLY**			www.AppleLogic.org Carte Blanche Apple II FPGA Peripheral Board
SIZE: **A4**	VERSION: **CB500E**	CHKD: **SRKH**	
DATE: 30/09/2009	TIME: 9:39:03 PM	SHEET **9** OF **18**	
FILE: *C:\AppleLogic\CarteBlanche\CB1_TEMPLATE\PSU_1084_3V3.SchDoc*			

2V5

2.5V Output



R1 TO BE IN THE 100R RANGE

Vout = 1.25 (1+$\frac{R2}{R1}$) + [(IAdj) (R2)]

IAdj = 120uA

Vout = 1.25 (1+ $\frac{120}{120}$) + [0.000,120 x 120]

Vout = (1.25 x 2.00) + 0.0144

Vout = 2.500 + 0.0144

Vout = 2.5144v

TITLE: **2V5 POWER SUPPLY**			www.AppleLogic.org Carte Blanche Apple-II FPGA Peripheral Board
SIZE: **A4**	VERSION: **CB500E**	CHKD: **SRKH**	
DATE: 30/09/2009	TIME: 9:39:03 PM	SHEET **10** OF **18**	
FILE: *C:\AppleLogic\CarteBlanche\CB1_TEMPLATE\PSU_1084_2V5.SchDoc*			









TITLE: **256K x8 SRAM MEMORY**		www.AppleLogic.org Carte Blanche Apple-II FPGA Peripheral Board
SIZE: **A4**	VERSION: **CB500E**	CHKD: **SRKH**
DATE: 30/09/2009	TIME: 9:39:03 PM	SHEET **11** OF **18**
FILE: *C:\AppleLogic\CarteBlanche\CB1_TEMPLATE\SRAM-128Kx8x2.SchDoc*		



TITLE: **SPI SYSTEM BOOT FLASH**			www.AppleLogic.org Carte Blanche Apple-II FPGA Peripheral Board
SIZE: **A4**	VERSION: **CB500E**	CHKD: **SRKH**	
DATE: 30/09/2009	TIME: 9:39:03 PM	SHEET 12 OF 18	
FILE: *C:\AppleLogic\CarteBlanche\CB1_TEMPLATE\M25Pxx SPI_BOOT.SchDoc*			









SVGA DB15 CONNECTOR
SVGAIO.SchDoc

Colour level	0.83V	0.56V	0.27V	0.00V
MSB (1) 330R	1	1	0	0
LSB (0) 680R	1	0	1	0

TITLE: **SVGA 2BPP VIDEO PORT**			www.AppleLogic.org Carte Blanche Apple II FPGA Peripheral Board
SIZE: **A4**	VERSION: **CB500E**	CHKD: **SRKH**	
DATE: 30/09/2009	TIME: 9:39:03 PM	SHEET 13 OF 18	
FILE: *C:\AppleLogic\CarteBlanche\CB1_TEMPLATE\SVGA.SchDoc*			





TITLE: **IDE INTERFACE**		www.AppleLogic.org Carte Blanche Apple-II FPGA Peripheral Board
SIZE: **A4**	VERSION: **CB500E**	CHKD: **SRKH**
DATE: 30/09/2009	TIME: 9:39:03 PM	SHEET **14** OF **18**
FILE: *C:\AppleLogic\CarteBlanche\CB1_TEMPLATE\IDE.SchDoc*		







TITLE: **SDIO INTERFACE**		www.AppleLogic.org Carte Blanche Apple-II FPGA Peripheral Board
SIZE: **A4**	VERSION: **CB500E**	CHKD: **SRKH**
DATE: 30/09/2009	TIME: 9:39:03 PM	SHEET 15 OF 18
FILE: *C:\AppleLogic\CarteBlanche\CB1_TEMPLATE\SDIO.SchDoc*		



TITLE: **14.31818MHZ SYS CLOCK**			www.AppleLogic.org Carte Blanche Apple-II FPGA Peripheral Board
SIZE: **A4**	VERSION: **CB500E**	CHKD: **SRKH**	
DATE: 30/09/2009	TIME: 9:39:03 PM	SHEET 16 OF 18	
FILE: *C:\AppleLogic\CarteBlanche\CB1_TEMPLATE\SYSCLK.SchDoc*			



XC3S250E

Device	XC3S250E
System Gates	250K
Logic Cells	5,508
Dedicated Multipliers	12
Common logic Blocks	612
Block RAM Bits	216k (27.6KB)
Distributed RAM Bits	38k (4.8KB)
User IO	158 (32 Input Only)
Min-Max DCM Input	5MHz-300MHz
DCMs	4

XC3S500E

Device	XC3S500E
System Gates	500K
Logic Cells	10,476
Dedicated Multipliers	20
Common logic Blocks	1,164
Block RAM Bits	360k (45KB)
Distributed RAM Bits	73k (9.1KB)
User IO	158 (32 Input Only)
Min-Max DCM Input	5MHz-300MHz
DCMs	4

TITLE: CARTE BLANCHE FPGA

SIZE: A2 VERSION: CB500E CHKD: SRKH

DATE: 30/09/2009 TIME: 9:39:03 PM SHEET 17 OF 18

FILE: C:\AppleLogic\CarteBlanche\CB1_TEMPLATE\XC3S500E-4PQ208.SchDoc

www.AppleLogic.org Carte Blanche





SVGA INTERFACE

TITLE: **AII SVGA MOUNTING BOARD**		www.AppleLogic.org
SIZE: **A4**	VERSION: **CB500E**	CHKD: **SRKH**
DATE: 30/09/2009	TIME: 9:39:04 PM	SHEET **18** OF **18**
FILE: *C:\AppleLogic\CarteBlanche\CB1_TEMPLATE\SVGAIO.SchDoc*		Carte Blanche — Apple II FPGA Peripheral Board