# 8/16-bit Data Bus CompactFlash Card

MF007M5-03BAxx MF0015M-03BAxx MF022M5-03BAxx

Connector Type

# Two-piece 50-pin

#### DESCRIPTION

Mitsubishi's CompactFlash<sup>TM</sup> cards provide large memory capacities on a device approximately the size of a match box (36.4mm×42.8mm×3.3mm). The cards use an 8/16 bit data bus.

Available in 7.5MB, 15MB and 22.5MB capacities, Mitsubishi's CompactFlash cards conform to the CompactFlash Specification released from CompactFlash Association.

Using with the 68-pin adapter card, Mitsubishi's CompactFlash card operates in PC Card compliant sockets. It conforms to PCMCIA2.1, JEIDA4.2 and PC Card Standard.

When the OE# signal is asserted low level by the Host system in power on cycle, the Mitsubishi's CompactFlash cards can be selected in a True IDE interface. It uses the ATA command set so no software drivers are required.

#### **FEATURES**

- Single 5V or 3.3V Supply
- Card density of up to 22.5MB maximum
- Four PC Card ATA and True IDE modes
- Nonvolatile, No Batteries Required
- High reliability based on internal ECC function
- Auto power-down mode

### **APPLICATIONS**

- Computers
- Office automation
- Digital Camera
- Industrial
- Data Communication Consumer

CompactFlash is a trademarks of SanDisk Corporation.



1 1998.Jul. Rev. 1.4

# PRODUCT LIST

	Memory capacity(Bytes)	Data Bus width(bits)	Memory	Cylinder	Head	Sector
MF007M5-03BAxx	7.864.320	width(bits)	64Mbit Flash x 1	240	2	32
MF0015M-03BAxx	15,728,640	8/16	64Mbit Flash x 2	480	2	32
MF022M5-03BAxx	23,592,960		64Mbit Flash x 3	720	2	32

### PIN ASSIGNMENT

PIN	ASSIGN	VIEN	1			
Dia	PC Car	-	PC Card Mode	I/O	True IDE Int	erface
Pin	Memory M				Ciana al	1/0
	Signal	I/O	Signal	I/O	Signal	I/O
1	GND	-	GND	-	GND	-
2	D3	I/O	D3	I/O	D3	I/O
3	D4	I/O	D4	I/O	D4	I/O
4	D5	I/O	D5	1/0	D5	I/O
5	D6	I/O	D6	0	D6	1/0
6	D7	I/O	D7	I/O	D7	I/O
7	CE1#	I	CE1#		CS0#	ı
8	A10	I	A10	ı	N.U	-
9	OE#	I	OE#	ı	ATA SEL#	I
10	A9	I	A9	I	N.U	-
11	A8	I	A8	ı	N.U	-
12	A7	I	A7	I	N.U	-
13	Vcc	-	Vcc	-	Vcc	-
14	A6	I	A6	I	N.U	-
15	A5	I	A5	I	N.U	-
16	A4	I	A4	-	N.U	-
17	А3	I	А3	I	N.U	-
18	A2	I	A2	I	A2	I
19	A1	I	A1	I	A1	I
20	A0	I	A0	I	A0	I
21	D0	I/O	D0	I/O	D0	I/O
22	D1	I/O	D1	I/O	D1	I/O
23	D2	I/O	D2	I/O	D2	I/O
24	WP	0	IOIS16#	0	IOCS16#	0
25	CD2#	0	CD2#	0	CD2#	0

Pin	PC Ca Memory M		PC Card I Mode	/O	True IDE Interface		
	Signal	I/O	Signal	I/O	Signal	I/O	
26	CD1#	0	CD1#	0	CD1#	0	
27	D11	I/O	D11	I/O	D11	I/O	
28	D12	I/O	D12	I/O	D12	I/O	
29	D13	I/O	D13	I/O	D13	I/O	
30	D14	I/O	D14	I/O	D14	I/O	
31	D15	I/O	D15	I/O	D15	I/O	
32	CE2#	ı	CE2#	I	CS1#	I	
33	VS1#	0	VS1#	0	VS1#	0	
34	N.U	-	IORD#	I	IORD#	I	
35	N.U	-	IOWR#	I	IOWR#	I	
36	WE#	-	WE#	I	WE#	I	
37	READY	0	IREQ#	0	INTRQ	0	
38	Vcc	-	Vcc	-	Vcc	-	
39	CSEL	I	CSEL	I	CSEL	I	
40	VS2#	0	VS2#	0	VS2#	0	
41	RESET	I	RESET	I	RESET#	- 1	
42	WAIT#	0	WAIT#	0	IORDY	0	
43	N.U	-	INPACK#	0	INPACK#	0	
44	REG#	I	REG#	I	REG#	I	
45	BVD2	0	SPKR#	0	DASP#	I/O	
46	BVD1	0	STSCHG#	0	PDIAG#	I/O	
47	D8	I/O	D8	I/O	D8	I/O	
48	D9	I/O	D9	I/O	D9	I/O	
49	D10	I/O	D10	I/O	D10	I/O	
50	GND	-	GND	-	GND	-	

N.U = Not used.

Signal Description


Signal Description			
Signal Name	I/O	Pin No.	Description
Address bus[A10-A0]	I	8, 10, 11, 12, 14, 15, 16, 17, 18, 19, 20	Signals A10-A0 are address bus. A0 is invalid in word mode. A10 is the MSB and A0 is the LSB.
Data bus[D15-D0]	I/O	31, 30, 29, 28, 27, 49, 48, 47, 6, 5, 4, 3, 2, 23, 22, 21	Signals D15-D0 are data bus. D0 is the LSB of the Even Byte of the Word. D8 is the LSB of the Odd Byte of the Word.
Card Enable[CE1#, CE2#] (PC Card Memory Mode) Card Enable[CE1#, CE2#] (PC Card I/O Mode) Chip Select[CS0#, CS1#] (True IDE Interface)	I	7, 32	CE1# and CE2# are low active card select signals.  In True IDE Interface, CS0# is used to select the Command Block Registers. CS1# is used to select
Output Enable[OE#] (PC Card Memory Mode) Output Enable[OE#] (PC Card I/O Mode) ATA SEL# (True IDE Interface)	I	9	the Control Block Registers.  OE# is used to gate Attribute and Common Memory Read data from the Card.  OE# is used to gate Attribute Memory Read data from the Card.  To enable True IDE Interface, this input should be grounded by the host.
Write Enable[WE#] (PC Card Memory Mode) Write Enable[WE#] (PC Card I/O Mode) Write Enable[WE#] (True IDE Interface)	I	36	WE# is used for strobing Attribute and Common Memory Write data into the Card.  WE# is used for strobing Attribute Memory Write data into the Card.  This input should be connected Vcc by the host.
I/O Read[IORD#] (PC Card I/O Mode) I/O Read[IORD#] (True IDE Interface)		34	IORD# is used to read data from the Card's I/O space.
I/O Write[IOWR#] (PC Card I/O Mode) I/O Write[IOWR#] (True IDE Interface)	I	35	IOWR# is used to write data to the Card's I/O space.
Ready[READY] (PC Card Memory Mode) IREQ# (PC Card I/O Mode)  INTRQ (True IDE Interface)	0	37	READY signal is set high when the Card is ready to accept a new data transfer operation.  This signal of low level is indicates that the card is requesting software service to host, and high level indicates that the card is not requesting.  This signal is active high interrupt request to the host.
Card Detection[CD1#, CD2#]	0	26, 25	CD1# and CD2# provided for proper detection of Card insertion.
Write Protect[WP] (PC Card Memory Mode) IOIS16# (PC Card I/O Mode) IOCS16# (True IDE Interface)	0	24	This signal is held low because this card does not have a write protect switch.  This output signal is asserted when the I/O port address is capable of 16-bit access.
Attribute Memory Select[REG#] (PC Card Memory Mode)  Attribute Memory Select[REG#] (PC Card I/O Mode)  Attribute Memory Select[REG#] (True IDE Interface)	I	44	When this signal is asserted, access is limited to Attribute Memory with OE#/WE# and I/O Space with IORD#/IOWR#.  This input signal is not used for this mode and should be connected to Vcc by the host.



Battery Voltage Detect[BVD2] (PC Card Memory Mode)	0	45	This output is driven to a high-level.					
Audio Digital Waveform[SPKR#]			SPKR# is kept negated because this Card does not					
(PC Card I/O Mode)			have digital audio output.					
DASP#	I/O		This signal is the DISK Active/Slave Present signal					
(True IDE Interface)			in the Master/Slave handshake protocol.					
Card Reset[RESET]	ı	41	By assertion of this signal, all registers of this Card					
(PC Card Memory Mode)			are cleared. This signal should be kept to High-Z by					
Card Reset[RESET]			the host for at least 1ms after Vcc applied.					
(PC Card I/O Mode)								
Card Reset[RESET#]			This input pin is the active low hardware reset from					
(True IDE Interface)			the host.					
Wait[WAIT#]	0	42	This signal is asserted to delay completion of the					
(PC card Memory Mode)			memory or I/O access cycle.					
Wait[WAIT#]								
(PC card I/O Mode)								
IORDY								
(True IDE Interface)								
Input Port Acknowledge[INPACK#]	0	43	This signal is asserted when the Card is selected					
(PC Card I/O Mode)			and can respond to an I/O Read cycle at the					
L D A. L L. L. FINIDA OLCUI			address on the address bus.					
Input Port Acknowledge[INPACK#]			This signal is not used for this mode and should not					
(True IDE Interface) Battery Voltage Detect[BVD1]	0	46	be connected at the host.  This output is driven to a high-level.					
(PC Card Memory Mode)	U	40	This output is driven to a high-level.					
STSCHG#			This signal is asserted low to alert the host to					
(PC Card I/O Mode)			changes in the status of Configuration Status					
(. • • • • • • • • • • • • • • • • • • •			Register in the Attribute Memory Space.					
PDIAG#	I/O	1	This signal is the Pass Diagnostic signal in the					
(True IDE Interface)			Master/Slave handshake protocol.					
Voltage Sense[VS1, VS2]	0	33, 40	VS1 is grounded so that the Card CIS can be read					
			at 3.3V and VS2 is N.C.					
Cable Select[CSEL]	-	39	This signal is not used for this mode.					
(PC Card Memory Mode)								
Cable Select[CSEL]	-							
(PC Card I/O Mode)								
Cable Select[CSEL]	- 1		This signal is used to configure this Card as a					
(True IDE Interface)			Master or a Slave. When this signal is grounded,					
			this Card is configured as a Master. When this					
		40.00	signal is Open, this Card is configured as a Slave.					
Vcc	-	13, 38	5V or 3.3V power.					
GND	-	1, 50	Ground.					



#### **BLOCK DIAGRAM**



# FUNCTION TABLE

Function	REG#	CE2#	CE1#	A0	OE#	WE#	IORD#	IOWR#	D15-D8	D7-D0		
Attribute Me	morv Rea	d Function	n									
Standby	X	Н	Н	Х	Х	Х	Х	Χ	High-Z	High-Z		
Byte Access	L	Н	L	L	L	Н	Н	Н	High-Z	Even Byte		
	L	Н	L	Н	L	Н	Н	Н	High-Z	Invalid		
Word Access	L	L	L	Х	L	Н	Н	Н	Invalid	Even Byte		
Odd Byte	L	L	Н	Х	L	Н	Н	Н	Invalid	High-Z		
Attribute Memory Write Function												
Standby	X	Н	Н	Х	Х	Х	Х	Х	don't care	don't care		
Byte Access	L	Н	L	L	Н	L	Н	Н	don't care	Even Byte		
	L	Н	L	Н	Н	L	Н	Н	don't care	don't care		
Word Access	L	L	L	Х	Н	L	Н	Н	don't care	Even Byte		
Odd Byte	L	L	Н	Х	Н	L	Н	Н	don't care	don't care		
Common Me	mory Rea	ad Function	on									
Standby	X	Н	Н	X	Х	X	Х	Х	High-Z	High-Z		
Byte Access	Н	Н	L	L	L	Н	Н	Н	High-Z	Even Byte		
	Н	Н	L	Н	L	Н	Н	Н	High-Z	Odd Byte		
Word Access	Н	L	L	Х	L	Н	Н	Н	Odd Byte	Even Byte		
Odd Byte	Н	L	Н	Х	L	Н	Н	Н	Odd Byte	High-Z		
Common Me	mory Wri	te Functi	on									
Standby	X	Н	Н	X	X	X	Х	Χ	don't care	don't care		
Byte Access	Н	Н	L	L	Н	L	Н	Н	don't care	Even Byte		
	Н	Н	L	Н	Н	L	Н	Н	don't care	Odd Byte		
Word Access	Н	L	L	Х	Н	L	Н	Н	Odd Byte	Even Byte		
Odd Byte	Н	L	Н	X	Н	L	Н	Н	Odd Byte	don't care		
I/O Read Fur	nction											
Standby	Χ	Н	Н	X	X	X	Х	Х	High-Z	High-Z		
Byte Access	L	Н	L	L	Н	Н	L	Н	High-Z	Even Byte		
	L	Н	L	Н	Н	Н	L	Н	High-Z	Odd Byte		
Word Access	L	L	L	X	Н	Н	L	Н	Odd Byte	Even Byte		
Odd Byte	L	L	Н	X	Н	Н	L	Н	Odd Byte	High-Z		
I/O Write Fur	nction											
Standby	Χ	Н	Н	Х	Х	X	Х	Χ	don't care	don't care		
Byte Access	L	Н	L	L	Н	Н	Н	L	don't care	Even Byte		
	L	Н	L	Н	Н	Н	Н	L	don't care	Odd Byte		
Word Access	L	L	L	Х	Н	Н	Н	L	Odd Byte	Even Byte		
Odd Byte	L	L	Н	Х	Н	Н	Н	L	Odd Byte	don't care		

Memory mapped mode(Index=0)

	Memory mapped mode(Index=0)           EG#   CE2#   CE1#   A10   A9-A4   A3   A2   A1   A0           Register									
REG#	CE2#	CE1#	A10	A9-A4	А3	A2	A1	A0		gister
									OE#="L"	WE#="L"
1	0	0	0	Х	0	0	0	Х	Data Register(D15-D0)	Data Register(D15-D0)
1	1	0	0	Х	0	0	0	0	Data Register[Even, Odd](D7-D0)	Data Register[Even, Odd](D7-D0)
1	1	0	0	Х	0	0	0	1	Error Register(D7-D0)	Feature Register(D7-D0)
1	0	1	0	Х	0	0	0	Х	Error Register(D15-D8)	Feature Register(D15-D8)
1	0	0	0	Х	0	0	1	Х	Sector Count Register(D7-D0)	Sector Count Register(D7-D0)
									Sector Number Register(D15-D8)	Sector Number Register(D15-D8)
1	1	0	0	Х	0	0	1	0	Sector Count Register(D7-D0)	Sector Count Register(D7-D0)
1	1	0	0	Х	0	0	1	1	Sector Number Register(D7-D0)	Sector Number Register(D7-D0)
1	0	1	0	Х	0	0	1	Х	Sector Number Register(D15-D8)	Sector Number Register(D15-D8)
1	0	0	0	Х	0	1	0	х	Cylinder Low Register(D7-D0)	Cylinder Low Register(D7-D0)
									Cylinder High Register(D15-D8)	Cylinder High Register(D15-D8)
1	1	0	0	Х	0	1	0	0	Cylinder Low Register(D7-D0)	Cylinder Low Register(D7-D0)
1	1	0	0	Х	0	1	0	1	Cylinder High Register(D7-D0)	Cylinder High Register(D7-D0)
1	0	1	0	Х	0	1	0	Х	Cylinder High Register(D15-D8)	Cylinder High Register(D15-D8)
1	0	0	0	Х	0	1	1	Х	Drive Head Register(D7-D0)	Drive Head Register(D7-D0)
									Status Register(D15-D8)	Command Register(D15-D8)
1	1	0	0	Х	0	1	1	0	Drive Head Register(D7-D0)	Drive Head Register(D7-D0)
1	1	0	0	Х	0	1	1	1	Status Register(D7-D0)	Command Register(D7-D0)
1	0	1	0	Х	0	1	1	Х	Status Register(D15-D8)	Command Register(D15-D8)
1	0	0	0	Х	1	0	0	Х	Data Register(D15-D0)	Data Register(D15-D0)
1	1	0	0	Х	1	0	0	0	Data Register[Even, Odd](D7-D0)	Data Register[Even, Odd](D7-D0)
1	1	0	0	Х	1	0	0	1	Data Register[Odd](D7-D0)	Data Register[Odd](D7-D0)
1	0	1	0	Х	1	0	0	Х	Data Register[Odd](D15-D8)	Data Register[Odd](D15-D8)
1	0	0	0	Х	1	1	0	Х	invalid(D7-D0)	invalid(D7-D0)
									Error Register(D15-D8)	Feature Register(D15-D8)
1	1	0	0	Х	1	1	0	0	invalid	invalid
1	1	0	0	Х	1	1	0	1	Error Register(D7-D0)	Feature Register(D7-D0)
1	0	1	0	Х	1	1	0	Х	Error Register(D15-D8)	Feature Register(D15-D8)
1	0	0	0	Х	1	1	1	Х	Alt. Status Register(D7-D0)	Device Control Register(D7-D0)
									Drive Address Register(D15-D8)	invalid
1	1	0	0	Х	1	1	1	0	Alt. Status Register(D7-D0)	Device Control Register(D7-D0)
1	1	0	0	Х	1	1	1	1	Drive Address Register(D7-D0)	invalid
1	0	1	0	Х	1	1	1	Х	Drive Address Register(D15-D8)	invalid
1	0	0	1	Х	х	Х	Х	Х	Data Register(D15-D0)	Data Register(D15-D0)
1	1	0	1	Х	х	Х	Х	0	Data Register[Even, Odd](D7-D0)	Data Register[Even, Odd](D7-D0)
1	1	0	1	Х	х	Х	Х	1	Data Register[Odd](D7-D0)	Data Register[Odd](D7-D0)
1	0	1	1	Х	Х	Х	Х	Х	Data Register[Odd](D15-D8)	Data Register[Odd](D15-D8)

Contiguous I/O Map(Index=1)

Contigu	ontiguous I/O Map(Index=1)									
REG#	CE2#	CE1#	A9-A4	A3	A2	A1	A0	Reg	ister	
								IORD#="L"	IOWR#="L"	
0	0	0	Х	0	0	0	x Data Register(D15-D0)		Data Register(D15-D0)	
0	1	0	Х	0	0	0	0	Data Register[Even, Odd](D7-D0)	Data Register[Even, Odd](D7-D0)	
0	1	0	Х	0	0	0	1	Error Register(D7-D0)	Feature Register(D7-D0)	
0	0	1	Х	0	0	0	Х	Error Register(D15-D8)	Feature Register(D15-D8)	
0	0	0	Х	0	0	1	0	Sector Count Register(D7-D0)	Sector Count Register(D7-D0)	
								Sector Number Register(D15-D8)	Sector Number Register(D15-D8)	
0	1	0	Х	0	0	1	0	Sector Count Register(D7-D0)	Sector Count Register(D7-D0)	
0	1	0	Х	0	0	1	1	Sector Number Register(D7-D0)	Sector Number Register(D7-D0)	
0	0	1	Х	0	0	1	Х	Sector Number Register(D15-D8)	Sector Number Register(D15-D8)	
0	0	0	Х	0	1	0	0	Cylinder Low Register(D7-D0)	Cylinder Low Register(D7-D0)	
								Cylinder High Register(D15-D8)	Cylinder High Register(D15-D8)	
0	1	0	Х	0	1	0	0	Cylinder Low Register(D7-D0)	Cylinder Low Register(D7-D0)	
0	1	0	Х	0	1	0	1	Cylinder High Register(D7-D0)	Cylinder High Register(D7-D0)	
0	0	1	Х	0	1	0	Х	Cylinder High Register(D15-D8)	Cylinder High Register(D15-D8)	
0	0	0	Х	0	1	1	0	Drive Head Register(D7-D0)	Drive Head Register(D7-D0)	
								Status Register(D15-D8)	Command Register(D15-D8)	
0	1	0	Х	0	1	1	0	Drive Head Register(D7-D0)	Drive Head Register(D7-D0)	
0	1	0	Х	0	1	1	1	Status Register(D7-D0)	Command Register(D7-D0)	
0	0	1	Х	0	1	1	Х	Status Register(D15-D8)	Command Register(D15-D8)	
0	0	0	Х	1	0	0	х	Data Register(D15-D0)	Data Register(D15-D0)	
0	1	0	Х	1	0	0	0	Data Register[Even, Odd](D7-D0)	Data Register[Even, Odd](D7-D0)	
0	1	0	Х	1	0	0	1	Data Register[Odd](D7-D0)	Data Register[Odd](D7-D0)	
0	0	1	Х	1	0	0	Х	Data Register[Odd](D15-D8)	Data Register[Odd](D15-D8)	
0	0	0	Х	1	1	0	0	invalid(D7-D0)	invalid(D7-D0)	
								Error Register(D15-D8)	Feature Register(D15-D8)	
0	1	0	Х	1	1	0	0	invalid	invalid	
0	1	0	Х	1	1	0	1	Error Register(D7-D0)	Feature Register(D7-D0)	
0	0	1	Х	1	1	0	Х	Error Register(D15-D8)	Feature Register(D15-D8)	
0	0	0	Х	1	1	1	0	Alt. Status Register(D7-D0)	Device Control Register(D7-D0)	
								Drive Address Register(D15-D8)	invalid	
0	1	0	Х	1	1	1	0	Alt. Status Register(D7-D0)	Device Control Register(D7-D0)	
0	1	0	Х	1	1	1	1	Drive Address Register(D7-D0)	invalid	
0	0	1	Х	1	1	1	Χ	Drive Address Register(D15-D8)	invalid	



Primary(Secondary) I/O(Index=2, 3)

			y) 1/O(111u					_			
REG#	CE2#	CE1#	A9-A4	A3	A2	A1	A0	Register			
								IORD#="L"	IOWR#="L"		
0	0	0	1Fh(17h)	0	0	0	Х	Data Register(D15-D0)	Data Register(D15-D0)		
0	1	0	1Fh(17h)	0	0	0	0	Data Register[Even, Odd](D7-D0)	Data Register[Even, Odd](D7-D0)		
0	1	0	1Fh(17h)	0	0	0	1	Error Register(D7-D0)	Feature Register(D7-D0)		
0	0	1	1Fh(17h)	0	0	0	Х	Error Register(D15-D8)	Feature Register(D15-D8)		
0	0	0	1Fh(17h)	0	0	1	0	Sector Count Register(D7-D0)	Sector Count Register(D7-D0)		
								Sector Number Register(D15-D8)	Sector Number Register(D15-D8)		
0	1	0	1Fh(17h)	0	0	1	0	Sector Count Register(D7-D0) Sector Count Register(D7-D7-D7-D7-D7-D7-D7-D7-D7-D7-D7-D7-D7-D			
0	1	0	1Fh(17h)	0	0	1	1	Sector Number Register(D7-D0)	Sector Number Register(D7-D0)		
0	0	1	1Fh(17h)	0	0	1	Х	Sector Number Register(D15-D8)	Sector Number Register(D15-D8)		
0	0	0	1Fh(17h)	0	1	0	0	Cylinder Low Register(D7-D0)	Cylinder Low Register(D7-D0)		
								Cylinder High Register(D15-D8)	Cylinder High Register(D15-D8)		
0	1	0	1Fh(17h)	0	1	0	0 Cylinder Low Register(D7-D0) Cylinder Low Register		Cylinder Low Register(D7-D0)		
0	1	0	1Fh(17h)	0	1	0	1	Cylinder High Register(D7-D0)	Cylinder High Register(D7-D0)		
0	0	1	1Fh(17h)	0	1	0	Х	Cylinder High Register(D15-D8)	Cylinder High Register(D15-D8)		
0	0	0	1Fh(17h)	0	1	1	0	Drive Head Register(D7-D0)	Drive Head Register(D7-D0)		
								Status Register(D15-D8)	Command Register(D15-D8)		
0	1	0	1Fh(17h)	0	1	1	0	Drive Head Register(D7-D0)	Drive Head Register(D7-D0)		
0	1	0	1Fh(17h)	0	1	1	1	Status Register(D7-D0)	Command Register(D7-D0)		
0	0	1	1Fh(17h)	0	1	1	х	Status Register(D15-D8)	Command Register(D15-D8)		
0	0	0	3Fh(37h)	0	1	1	0	Alt. Status Register(D7-D0)	Device Control Register(D7-D0)		
								Drive Address Register(D15-D8)	invalid		
0	1	0	3Fh(37h)	0	1	1	0	Alt. Status Register(D7-D0)	Device Control Register(D7-D0)		
0	1	0	3Fh(37h)	0	1	1	1	Drive Address Register(D7-D0)	invalid		
0	0	1	3Fh(37h)	0	1	1	Х	Drive Address Register(D15-D8)	invalid		

# **True IDE Interface**

CS1#	CS0#	A2-A0	Reg	ister
			IORD#="L"	IOWR#="L"
1	0	0h	Data Register(D15-D0)	Data Register(D15-D0)
1	0	1h	Error Register(D7-D0)	Feature Register(D7-D0)
1	0	2h	Sector Count Register(D7-D0)	Sector Count Register(D7-D0)
1	0	3h	Sector Number Register(D7-D0)	Sector Number Register(D7-D0)
1	0	4h	Cylinder Low Register(D7-D0)	Cylinder Low Register(D7-D0)
1	0	5h	Cylinder High Register(D7-D0)	Cylinder High Register(D7-D0)
1	0	6h	Drive Head Register(D7-D0)	Drive Head Register(D7-D0)
1	0	7h	Status Register(D7-D0)	Command Register(D7-D0)
0	1	6h	Alt. Status Register(D7-D0)	Device Control Register(D7-D0)
0	1	7h	Drive Address Register(D7-D0)	invalid

# **Configuration Register Specifications**

# **Configuration Option Register**

This register is used for the configuration of the card configuration status and for the issuing soft reset to the card.

D7	D6	D5	D4	D3	D2	D1	D0
SRESET	LevIREQ			ln	dex		

Name	R/W	Description
SRESET	R/W	Setting this bit to "1", places the card in the reset state. When the host returns this bit to "0", the function shall enter the same unconfigured, reset state as the card does following a power-up and hardware reset.
LevIREQ	R/W	If this bit is set to "0", card generates pulse mode interrupt. If this bit is set to "1", card generates level mode interrupts.
Index	R/W	This bits is used for select operation mode of the card as follows.  When Power on, Card Hard Reset and Soft reset, this data is "000000" for the purpose of Memory card interface recognition.  Index: 0 -> Memory mapped  1 -> Contiguous I/O mapped  2 -> Primary I/O mapped  3 -> Secondary I/O mapped

# **Configuration and Status Register**

This register is used for observing the card state.

D7	D6	D5	D4	D3	D2	D1	D0
Changed	SigChg	lois8	0	0	PwrDwn	Intr	0

Name	R/W	Description
Changed	R/O	This bit indicates that CREADY bit on the Pin Replacement register is set to "1". When Changed bit is set to "1", STSCHG# pin is held "L" if the SigChg bit is "1" and the card is configured for the I/O interface.
SigChg	R/W	This bit is set or reset by the host for enabling and disabling the status change signal(STSCHG# pin). When the card is configured I/O card interface and this bit is set to "1", STSCHG# pin is controlled by Changed bit. If this bit is set to "0", STSCHG# pin is kept "H".
lois8	R/W	This card is always configured for both 8-bit and 16-bit I/O, so this bit is ignored.
PwrDwn	R/W	When this bit is set to "1", the card enters Power Down mode. When this bit is reset to "0", the host is requesting the card to enter the active mode. RREADY bit on Pin Replacement Register becomes BUSY when this bit is changed. RREADY will not become Ready until the power state requested has been entered. This card automatically powers down when it is idle, and powers back up when it receives a command.
Intr	R/W	This bit represents the internal state of the interrupt request. This bit state is available whether I/O card interface has been configured or not. This signal remains True until the condition which caused the interrupt request has been serviced. If interrupts are disabled by the nIEN bit in the Device Control Register, this bit is a zero.

### Pin Replacement Register

This register is used for providing the signal state of READY signal when the card configured I/O card interface.

D7	D6	D5	D4	D3	D2	D1	D0
0	0	CREADY	0	1	1	RREADY	0

Name	R/W	Description
CREADY	R/W	This bit is set to "1" when the RREADY bit changes state. This bit may also be written by the host.
RREADY	R/W	When read, this bit indicates READY pin states. When written, this bit acts as a mask for writing the CREADY bit.

# **Socket and Copy Register**

This register is used for identification of the card from the other cards. Host can read and write this register. This register should be set by host before this card's Configuration Option register set.

D7	D6	D5	D4	D3	D2	D1	D0
0	Co	py Numb	er		Socket	Number	

Name	R/W	Description
Copy Number	R/W	This bit indicates the drive number of the card for twin card configuration.  And the host can select and drive one card by comparing the number in this field with the drive number of Drive Head Register. In the way, the host can perform the card's master/slave organization.
Socket Number	R/W	This field indicates to the card that it is located in the n'th socket.

# **CIS Information**

CIS informatoins are defined as follows.

Offset Data         7 f         6 f         5 d         3 g         2 f         0 Description           0000h         01h         CISTPL_DEVICE         Common Memory device information           0000h         03h         TPL_LINK         Link to next tuple           0000h         Device Type         WPS         Device Speed         Device Type-DB: Function specific WPS=1 : x8 WPS           0000h         FFP         Marks end of Device Info fields         VEX         2xBytes of address space           0000h         10h         1x         CISTPL_DEVICE QC         Other Conditions Device information           0000h         10h         CISTPL_DEVICE QC         MWAIT         Link to next tuple           0010h         Device Type         WPS         Device Speed         Device Type Dh: Function specific WPS=1 : x8 WPS=1											
Device Type	Offset	Data	7	6	5	4	3	2	1	0	Description
Device Type	0000h	01h				CISTP	L_DEVIC	E			Common Memory device information
Device Type	0002h	03h				TPI	L_LINK				
Device Speed   250ns											
0008h   01h   1x	0004h	D9h		Device	е Туре		WPS		Device Sp	peed	
Marks and of Device Info fields											1
Octobe   O									2K		2kBytes of address space
DODCE   DODCE   DODCE   EXT	0008h										
Device Type					(			OC			
Device Type							L_LINK				
Device Type	000Eh	02h	EXT		Res	erved		V	cc	MWAIT	
Device Speed=250ns   Device Speed=250ns					_					_	
0012h	0010h	DFh		Device	e Type		WPS		Device Sp	peed	
Marks end of Other Conditions Device Info	0040	041			4				01/		· · · · · · · · · · · · · · · · · · ·
Other   Othe						L - ( O()	0 110	<u> </u>			2kbytes of address space
O318h				- N					into		Other Conditions Date of Conditions
O21Ah   O2h								OC			
Device Type			E\/=				L_LINK			B 40 4 / 2 : ==	
Device Type	001Ah	02h	EXT		Res	erved	1	V	СС	MWAIT	
Device Speed=250ns	0040	DO		D	. T		14/50		Davids - C		
001Eh         01h         1x         2K         2kbytes of address space           0020h         FFh         Marks end of Other Conditions Device Info           0022h         18h         CISTPL_JEDEC_C         JEDEC Identifier Tuples           0024h         02h         TPL_LINK         Link to next tuple           0028h         01h         JEDEC identifier for first device info entries.         with no Vpp require for any operation           002Ah         20h         CISTPL_MANFID         Manufacturer Identification Tuple           002Ch         04h         TPL_LINK         Link to next tuple           002Eh         1Ch         PC Card manufacturer code         001Ch           0030h         00h         001Ch         001Ch           0032h         01h         manufacturer information         0001h           0033h         05h         TSTPL_VERS_1         Level 1 Version / Product Information           0038h         15h         CISTPL_VERS_1         Level 1 Version / Product Information           0038h         15h         TPLLV1_MAJOR         PCMCIA2.0 / JEIDA4.1           0035h         14h         TPLLV1_IMNOR         PCMCIA2.0 / JEIDA4.1           0035h         4Dh         TPLLV1_IMNOR         PCMCIA2.0 / JEIDA4.1 <tr< td=""><td>001Ch</td><td>D9h</td><td></td><td>Device</td><td>e Type</td><td></td><td>WPS</td><td></td><td>Device Sp</td><td>peed</td><td></td></tr<>	001Ch	D9h		Device	e Type		WPS		Device Sp	peed	
0020h         FFh         Marks end of Other Conditions Device Info           0022h         18h         CISTPL_JEDEC_C         JEDEC Identifier Tuples           0024h         02h         TPL_LINK         Link to next tuple           0028h         DFh         JEDEC identifier for first device info entry.         PC Card ATA           0028h         O1h         JEDEC identifiers for remaining device info entries.         with no Very require for any operation           002Ah         20h         CISTPL_MANFID         Manufacturer identification Tuple           002Ch         04h         TPL_LINK         Link to next tuple           002Eh         1Ch         PC Card manufacturer code         001Ch           0030h         00h         001Ch         001Ch           0033h         01h         manufacturer information         001h           0034h         00h         001         002h           0034h         00h         1         1           0034h         00h         1         1           0034h         10h         TPL_LINK         1           0034h         10h         TPLLINK         1           0034h         10h         TPLLINK         1           0034h         14h	00456	046			1				21/		
0022h         18h         CISTPL_JEDEC_C         JEDEC Identifier Tuples           0024h         02h         TPL_LINK         Link to next tuple           0026h         DFh         JEDEC identifier for first device info entry.         PC Card ATA           0028h         01h         JEDEC identifiers for remaining device info entries.         with no Vpp require for any operation           002Ah         20h         CISTPL_MANFID         Manufacturer identification Tuple           002Ch         04h         TPL_LINK         Link to next tuple           002Eh         1Ch         PC Card manufacturer code         001Ch           0030h         00h         0001h         001h           0034h         00h         0001h         0001h           0034h         00h         0001h         0001h           0034h         00h         15h         CISTPL_VERS_1         Level 1 Version / Product Information           0038h         15h         CISTPL_VERS_1         Level 1 Version / Product Information           0038h         15h         TPL_LINK         Link to next tuple           0038h         16h         TPLLINK         Link to next tuple           0038h         16h         TPL_LINK         Link to next tuple           0				n .		l of Other	Condition	Douis			∠kuytes of address space
0024h         02h         TPL_LINK         Link to next tuple           0026h         DFh         JEDEC identifier for first device info entry.         PC Card ATA           0028h         01h         JEDEC identifiers for remaining device info entries.         with no Vpp require for any operation           002Ah         20h         CISTPL_MANFID         Manufacturer Identification Tuple           002Eh         1Ch         PC Card manufacturer code         001Ch           0030h         00h         manufacturer information         001Ch           0032h         01h         manufacturer information         0001h           0034h         00h         000         0001h           0034h         00h         0001h         0001h           0034h         00h         0001h         0001h           0034h         00h         0001h         0001h           0034h         00h         10h         10h         10h           0034h         04h         TPL_LV1_MAJOR         PCMCIA2.0 / JEIDA4.1           0035h         4Dh         TPLLV1_IMNOR         PCMCIA2.0 / JEIDA4.1           0044h         53h         S           0045h         55h         I         I           0044h				IV	iarks end				into		IEDEO II W. T. I
0026h         DFh         JEDEC identifier for first device info entry.         PC Card ATA           0028h         01h         JEDEC identifiers for remaining device info entries.         with no Vpp require for any operation           002Ah         20h         CISTPL_MANFID         Manufacturer identification Tuple           002Ch         04h         TPL_LINK         Link to next tuple           003Ch         1Ch         PC Card manufacturer code         001Ch           0030h         00h         0001Ch         0001Ch           0032h         01h         manufacturer information         0001h           0034h         00h         0001Ch         0001h           0034h         15h         CISTPL_VERS_1         Level 1 Version / Product Information           0034h         15h         CISTPL_VERS_1         Level 1 Version / Product Information           0034h         15h         CISTPL_VERS_1         Level 1 Version / Product Information           0034h         15h         CISTPL_VERS_1         Level 1 Version / Product Information           0035h         14h         TPLLV1_MAJOR         PCMCIA2.0 / JEIDA4.1           0036h         14h         TPLLV1_MINOR         PCMCIA2.0 / JEIDA4.1           0042h         54h         T         S								_C			
0028h         01h         JEDEC identifiers for remaining device info entries.         with no Vpp require for any operation           002Ah         20h         CISTPL_MANFID         Manufacturer Identification Tuple           002Ch         04h         TPL_LINK         Link to next tuple           002Eh         1Ch         PC Card manufacturer code         001Ch           003ah         00h         001h         001h           0034h         00h         0004h         0001h           0034h         00h         0004h         0001h           0034h         00h         0004h         0004h           0034h         00h         0004h         0004h         0004h           0034h         00h         004h         004h         004h         004h         004h           0034h         04h         TPLLV1_MANOR         PCMCIA2.0 / JEIDA4.1         0034h.1         0034h.1         004h.1         004h.1<					EDE0 : 1				-1		
002Ah         20h         CISTPL_MANFID         Manufacturer Identification Tuple           002Ch         04h         TPL_LINK         Link to next tuple           002Eh         1Ch         PC Card manufacturer code         001Ch           0030h         00h         001Ch         001Ch           0032h         01h         manufacturer information         0001h           0034h         00h         0050h         15h         CISTPL_VERS_1         Level 1 Version / Product Information           0038h         15h         CISTPL_VERS_1         Level 1 Version / Product Information           0038h         26h         TPLLINK         Link to next tuple           003Ah         04h         TPLLV1_MAJOR         PCMCIA2.0 / JEIDA4.1           003Ch         01h         TPLLV1_MAJOR         PCMCIA2.0 / JEIDA4.1           003Eh         4Dh         TPLLV1_INFO         M           0044h         49h         TPLLV1_INFO         M           0044h         53h         S         S           0044h         42h         B         B           0044h         49h         I         I           0044h         48h         I         I           0050h         48h											II.
002Ch         04h         TPL_LINK         Link to next tuple           002Eh         1Ch         PC Card manufacturer code         001Ch           0030h         00h         001Ch         001Ch           0032h         01h         001h         0001h           0034h         00h         001h         0001h           0038h         26h         TPL_LINK         Link to next tuple           003Ah         04h         TPLLV1_MAJOR         PCMCIA2.0 / JEIDA4.1           003Ch         01h         TPLLV1_MINOR         PCMCIA2.0 / JEIDA4.1           003Ch         40h         TPLLV1_INFO         M           0044h         49h         0044h         53h           0044h         53h         S           0044h         49h         I           0044h         49h         I           0045h         48h         I           0052h         49h         I           0054h				JEDE	:C identifi				o entries.		
002Eh         1Ch         PC Card manufacturer code         001Ch           0030h         00h         manufacturer information         0001h           0034h         00h         001h         0001h           0038h         15h         CISTPL_VERS_1         Level 1 Version / Product Information           0038h         26h         TPL_LINK         Link to next tuple           003Ah         04h         TPLLV1_MAJOR         PCMCIA2.0 / JEIDA4.1           003Ch         01h         TPLLV1_MINOR         PCMCIA2.0 / JEIDA4.1           003Eh         4Dh         TPLLV1_INFO         M           0042h         54h         I         S           0044h         53h         S         S           0048h         42h         U         U           0044h         49h         U         S           0044h         49h         U         I           0042h         48h         U         I           0045h         48h         H         H           0050h         49h         U         A           0052h         41h         A         A           0058h         41h         A         A           0								ט			•
0030h         00h           0032h         01h         manufacturer information         0001h           0034h         00h         00h         0001h           0036h         15h         CISTPL_VERS_1         Level 1 Version / Product Information           0038h         26h         TPLLV1_MK         Link to next tuple           003Ah         04h         TPLLV1_MAJOR         PCMCIA2.0 / JEIDA4.1           003Eh         4Dh         TPLLV1_MINOR         PCMCIA2.0 / JEIDA4.1           003Eh         4Dh         TPLLV1_INFO         M           0040h         49h         I         T           0042h         53h         S         U           0048h         42h         B         B           0044h         49h         I         B           0044h         49h         I         I           0044h         49h         I         I           0044h         49h         I         I           0045h         48h         H         H           0050h         49h         I         A           0052h         00h         I         A           0056h         44h         A         A <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td></td> <td></td> <td></td> <td>·</td>							_				·
0032h         01h         manufacturer information         0001h           0034h         00h         Level 1 Version / Product Information           0038h         15h         CISTPL_VERS_1         Level 1 Version / Product Information           0038h         26h         TPL_LINK         Link to next tuple           003Ah         04h         TPLLV1_MAJOR         PCMCIA2.0 / JEIDA4.1           003Eh         4Dh         TPLLV1_MINOR         PCMCIA2.0 / JEIDA4.1           003Eh         4Dh         TPLLV1_INFO         M           0040h         49h         I         I           0042h         54h         T         T           0044h         53h         S         S           0044h         49h         I         I           0042h         49h         I         I           0042h         49h         I         I           0042h         49h         I         I           0050h         49h         I         I           0052h         00h         I         A           0052h         44h         A         A           0058h         41h         A         A           0050h					PC	Card ma	anufacture	r code			001Ch
0034h         00h           0036h         15h         CISTPL_VERS_1         Level 1 Version / Product Information           0038h         26h         TPL_LINK         Link to next tuple           003Ah         04h         TPLLV1_MAJOR         PCMCIA2.0 / JEIDA4.1           003Ch         01h         TPLLV1_MINOR         PCMCIA2.0 / JEIDA4.1           003Eh         4Dh         TPLLV1_INFO         M           0044h         49h         I         I           0044h         53h         S         S           0044h         53h         S         S           0044h         42h         B         B           0044h         42h         B         B           0044h         49h         I         I           0044h         49h         I         I           0044h         49h         I         I           0045h         49h         I         I           0050h         49h         I         I           0054h         41h         A         A           0055h         54h         T         A           0056h         54h         A         A											00041
0036h         15h         CISTPL_VERS_1         Level 1 Version / Product Information           0038h         26h         TPL_LINK         Link to next tuple           003Ah         04h         TPLLV1_MAJOR         PCMCIA2.0 / JEIDA4.1           003Ch         01h         TPLLV1_MINOR         PCMCIA2.0 / JEIDA4.1           003Eh         4Dh         TPLLV1_INFO         M           0044h         49h         I         T           0044h         53h         S         S           0044h         49h         I         I           004Ah         49h         I         I           004Ch         53h         S         S           004Eh         48h         H         H           0050h         49h         I         A           0054h         41h         A         A           0056h         54h         A         A           005Ch         43h         A					m	nanutactu	rer inform	ation			0001h
0038h         26h         TPL_LINK         Link to next tuple           003Ah         04h         TPLLV1_MAJOR         PCMCIA2.0 / JEIDA4.1           003Eh         01h         TPLLV1_MINOR         PCMCIA2.0 / JEIDA4.1           003Eh         4Dh         TPLLV1_INFO         M           0040h         49h         I         T           0042h         54h         T         T           0044h         53h         S         S           0048h         42h         B         B           004Ah         49h         I         I           004Ah         49h         I         I           004Ah         49h         I         I           004Ah         49h         I         I           004Ch         53h         S         S           004Eh         48h         H         H           005D         U         D         C           005Ah         41h         A         A           005Ah         20h         C         C           005Ah         20h         A         A           005Ch         43h         A         A           006Ch						CICTO	VEDC	4			Level 4 Version / Dreshort Information
003Ah         04h         TPLLV1_MAJOR         PCMCIA2.0 / JEIDA4.1           003Ch         01h         TPLLV1_MINOR         PCMCIA2.0 / JEIDA4.1           003Eh         4Dh         TPLLV1_INFO         M           0040h         49h         0042h         54h         T           0044h         53h         S         S         U           0048h         42h         B         B         O         O         I           004Ah         49h         I         I         O         O         I         I         O         I <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1</td> <td></td> <td></td> <td></td>								1			
003Ch         01h         TPLLV1_MINOR         PCMCIA2.0 / JEIDA4.1           003Eh         4Dh         TPLLV1_INFO         M           0040h         49h         I         I           0042h         54h         T         S           0044h         53h         S         I           0048h         42h         B         I           004Ah         49h         I         I           004Ch         53h         S         S           004Eh         48h         H         H           0050h         49h         I         A           0052h         00h         I         A           0054h         41h         A         A           0058h         41h         A         A           005Ah         20h         A         A           005Ch         43h         A         A           005Eh         41h         A         A           006Ch         52h         A         A           006Ch         40h         D         D           0066h         4Dh         M         M											
003Eh         4Dh         TPLLV1_INFO         M           0040h         49h         I         I           0042h         54h         T         T           0044h         53h         S         O           0048h         42h         B         B           004Ah         49h         I         I           004Ch         53h         S         S           004Eh         48h         H         H           0050h         49h         I         I           0052h         00h         I         A           0054h         41h         A         A           0058h         41h         A         A           0058h         20h         A         C           005Ch         43h         C         A           005Ch         43h         A         A           006Ch         44h         A         D           006Ch         40h         D         D           006Ch         4Dh         M         M											
0040h       49h         0042h       54h         0044h       53h         0046h       55h         0048h       42h         004Ah       49h         004Ch       53h         004Eh       48h         0050h       49h         0052h       00h         0054h       41h         0058h       54h         0058h       20h         005Ch       43h         005Eh       41h         005Ch       43h         006Ch       44h         006Ch       44h         006Ch       44h         006Ch       40h								`			
0042h       54h         0044h       53h         0046h       55h         0048h       42h         004Ah       49h         004Ch       53h         004Eh       48h         0050h       49h         0052h       00h         0054h       41h         0056h       54h         0058h       41h         005Ch       43h         005Ch       43h         005Eh       41h         0060h       52h         0062h       44h         0062h       44h         0064h       00h         0066h       4Dh						IFLL	V I_IINFO				
0044h       53h         0046h       55h         0048h       42h         004Ah       49h         004Ch       53h         004Eh       48h         0050h       49h         0052h       00h         0054h       41h         0056h       54h         0058h       41h         005Ch       43h         005Ch       43h         005Ch       41h         0060h       52h         0062h       44h         0064h       00h         0064h       00h         0066h       4Dh											
0046h       55h         0048h       42h         004Ah       49h         004Ch       53h         004Eh       48h         0050h       49h         0052h       00h         0054h       41h         0056h       54h         0058h       41h         005Ah       20h         005Ch       43h         005Ch       41h         005Ch       41h         0060h       52h         0062h       44h         0064h       00h         0066h       4Dh											
0048h       42h         004Ah       49h         004Ch       53h         004Eh       48h         0050h       49h         0052h       00h         0054h       41h         0056h       54h         0058h       41h         005Ah       20h         005Ch       43h         005Eh       41h         0060h       52h         0062h       44h         0064h       00h         0066h       4Dh											
004Ah       49h         004Ch       53h         004Eh       48h         0050h       49h         0052h       00h         0054h       41h         0056h       54h         0058h       41h         005Ah       20h         005Ch       43h         005Eh       41h         0060h       52h         0062h       44h         0064h       00h         0066h       4Dh											
004Ch         53h           004Eh         48h           0050h         49h           0052h         00h           0054h         41h           0056h         54h           0058h         41h           005Ah         20h           005Ch         43h           006h         52h           0062h         44h           0064h         00h           0066h         4Dh											
004Eh       48h         0050h       49h         0052h       00h         0054h       41h         0056h       54h         0058h       41h         005Ah       20h         005Ch       43h         005Eh       41h         0060h       52h         0062h       44h         0064h       00h         0066h       4Dh											
0050h         49h           0052h         00h           0054h         41h           0056h         54h           0058h         41h           005Ah         20h           005Ch         43h           005Eh         41h           0060h         52h           0062h         44h           0064h         00h           0066h         4Dh											
0052h         00h           0054h         41h           0056h         54h           0058h         41h           005Ah         20h           005Ch         43h           005Eh         41h           0060h         52h           0062h         44h           0064h         00h           0066h         4Dh											
0054h         41h           0056h         54h           0058h         41h           005Ah         20h           005Ch         43h           005Eh         41h           0060h         52h           0062h         44h           0064h         00h           0066h         4Dh											
0056h         54h           0058h         41h           005Ah         20h           005Ch         43h           005Eh         41h           0060h         52h           0062h         44h           0064h         00h           0066h         4Dh											A
0058h       41h         005Ah       20h         005Ch       43h         005Eh       41h         0060h       52h         0062h       44h         0064h       00h         0066h       4Dh											
005Ah         20h           005Ch         43h           005Eh         41h           0060h         52h           0062h         44h           0064h         00h           0066h         4Dh											
005Ch       43h         005Eh       41h         0060h       52h         0062h       44h         0064h       00h         0066h       4Dh             M											
005Eh       41h         0060h       52h         0062h       44h         0064h       00h         0066h       4Dh             A         R         D         M											С
0060h       52h         0062h       44h         0064h       00h         0066h       4Dh             R       D         D       M											
0062h       44h         0064h       00h         0066h       4Dh             D         M											
0064h         00h           0066h         4Dh           M											
0066h 4Dh M											
											M
	0068h	46h									F



										<del>-</del>		
00041	0.01	1										
006Ah	30h									0		
006Ch	XXh									X		
006Eh	XXh									X		
0070h	XXh									X		
0072h	XXh									X		
0074h	2Dh									-		
0076h	30h									0		
0078h	33h							3				
007Ah	42h							В				
007Ch	41h							A				
007Eh	XXh									x		
0080h	XXh									x		
0082h	00h											
0084h	FFh									Marks end of chain.		
0086h	21h				CISTPI	_FUNCII	)			Function Identification Tuple		
0088h	02h					UNK				Link to next tuple		
008Ah	04h					nction Co	<u>م</u> اد			PC Card ATA(Fixed Disk)		
008Ch	04H	 		Poor	erved	i iction co	u <del>c</del>	ROM	POST	ROM=0 : No BIOS ROM		
000011	0111			Kese	erveu			KOW	F031	POST=1: Configure card at power on		
000Eh	226				CICTO	L FUNCE	-			Function Extension Tuple		
008Eh	22h					L_FUNCE						
0090h	02h			D::: -		_LINK		_		Link to next tuple		
0092h	01h			DISK FU		tension T		е		Disk Interface Type		
0094h	01h					erface Typ				PC Card ATA Interface		
0096h	22h					L_FUNCE				Function Extension Tuple		
0098h	03h					_LINK				Link to next tuple		
009Ah	02h			Disk Fu	inction Ex	tension T	uple Typ	e		Basic PC Card ATA Interface tuple		
009Ch	04h		RFU		D	U	S		V	V=0 : No Vpp Required		
										S=1 : Silicon		
							U=0 : ID Drive Mfg/SN not Unique					
										D=0 : Single Drive on Card		
009Eh	0Fh	RFU	I	E	N	P3	P2	P1	P0	P0=1 : Sleep Mode Supported		
										P1=1 : Standby Mode Supported		
										P2=1 : Idle Mode Supported		
										P3=1 : Drive Auto Power Control		
										N=0 : No Configs exclude I/O port		
										3F7H/377H		
										E=0 : Index bit is not emulated		
										I=0 : IOIS16# use is Unspecified on		
										Twin Card Configurations		
00A0h	1Ah				CISTF	L_CONF				Configuration Tuple		
00A2h	05h				TPL	_LINK				Link to next tuple		
00A4h	01h	R	FS		R	RMS			RAS	RFS=0 : No Reserved Field		
										RMS=0 : 1 Byte Register Mask		
										RAS=1 : 2 Byte Config Base Address		
00A6h	03h	TPCC_LAST Last Index = 3						-				
00A8h	00h					RADR (Isl	b)			Configuration Registers are located		
00AAh	02h					RADR (ms				at 200H in Reg Space		
00ACh	0Fh	RFU	RFU	RFU	E	ı	First 4 Configuration Registers present					
00AEh	1Bh	0	0		TPL_CF		Configuration Table Entry Tuple					
00AE11	08h			CIO		_LINK				Link to next tuple		
00B0H	C0h	ı	D		11-1		ation Inde	2V		Interface Byte Follows, Default Entry,		
UUDZII	Con	'	"			Cornigui	auon mu	5A		Configuration Index = 0		
00B4h	40h	W	R	Р	В		Interfe	ace Type		Mem Interface; Bvd's and wProt not		
000411	+011	V V	'`	'	"		ii itella	ioc rype		used; Ready active and Wait not used		
										for memory cycles.		
00B6h	A1h	М	N/	⊥ IS	IR	10	P	Has Vcc, Mem Space and Misc Info				
00B8h	01h	R	DI	PI	Al	SI	NV	Nominal Voltage Only Follows				
00Bah	55h	Х	וט		itissa		nt	Vcc Nominal is 5 Volts				
00BAh	08h	_^	<u> </u>			iit	Length of Mem Space is 2 KB					
					th in 256 h in 256 l	· · · ·						
00BEh	00h	~	DELL	Starts at 0 on card								
00C0h	21h	X RFU P RO A T Power Down, Twin Card supported.  CISTPL_CFTABLE_ENTRY Configuration Table Entry Tuple										
00C2h	1Bh			CIS			INTRY			Configuration Table Entry Tuple		
00C4h	05h	l	D	1	IPL	_LINK	ation Inde			Link to next tuple  No Interface Byte, Non Default Entry,		
00C6h	00h											



				_					_	Configuration Index = 0
00C8h	01h	M	M		IR	10	T		Р	Has Vcc Info
00CAh	01h	R	DI	PI	Al	SI	HV	LV Exponen	NV	Nominal Voltage Only Follows
00CCh	B5h	X		Man			t	Vcc Nominal is 3.3 Volts		
00CEh	1Eh				Ext					
00D0h	1Bh			CIS	TPL_CF		Configuration Table Entry Tuple			
00D2h	0Ah				TPL	_LINK				Link to next tuple
00D4h	C1h	I	D			Configu	ration Inde	ex		Interface Byte Follows, Default Entry, Configuration Index = 1
00D6h	41h	W	R	Р	В		Interfa	се Туре		I/O Interface; Bvd's and wProt not used;
								71	Ready active and Wait not used for memory cycles.	
00D8h	99h	М	M	S	IR	10	Т		Has Vcc, I/O, IRQ and Misc Info	
00DAh	01h	R	DI	PI	AI	SI	HV	LV	NV	Nominal Voltage Only Follows
00DCh	55h	Х		Man	tissa			Exponen	t	Vcc Nominal is 5 Volts
00DEh	64h	R	S	Е		ı	O AddrLii		I/O : Range=0, Bus16=1, Bus8=1,	
0022	•	.,		_		•	· / (GG: 2			IO AddrLines=4
00E0h	F0h	S	Р	L	М		I evel	or Mask		Share=1, Pulse=1, Level=1, Mask=1
00E2h	FFh	IRQ7	IRQ6	IRQ5	IRQ4	IRQ3	IRQ2	IRQ1	IRQ0	IRQ Level to be routed 0 - 15
00E4h	FFh	IRQ15	IRQ14	IRQ13	IRQ12	IRQ11	IRQ10	IRQ9	IRQ8	recommended.
00E4H	21h	X	RFU	P	RO	A	(\(\overline{Q}\)   10	T	11 \QU	Power Down, Twin Card supported.
00E8h	1Bh	^	IXI-U	-		TABLE_E	NTDV			Configuration Table Entry Tuple
00E8h	05h			CIS		LINK	ואורגז			Link to next tuple
00EAn	05h 01h	1	Ь		IPL		ration In -I			No Interface Byte, Non Default Entry,
OUECh	UTN	1	D			Configur	ration Inde	ex		
00554	041-	N 4			ID	10				Configuration Index = 1
00EEh	01h	M	M		IR A	10	T		P	Has Vcc Info
00F0h	01h	R	DI	PI	AI				Nominal Voltage Only Follows	
00F2h	B5h	Х		Man				Vcc Nominal is 3.3 Volts		
00F4h	1Eh					ension				
00F6h	1Bh			CIS	TPL_CF	Configuration Table Entry Tuple				
00F8h	0Fh				TPL	_LINK	Link to next tuple			
00FAh	C2h	ı	D			Configu	ration Inde	ex		Interface Byte Follows, Default Entry, Configuration Index = 2
00FCh	41h	W	R	Р	В		Interfa	ice Type		I/O Interface; Bvd's and wProt not used; Ready active and Wait not used for memory cycles.
00FEh	99h	М	М	S	IR	10	Т		P	Has Vcc, I/O, IRQ and Misc Info
0100h	01h	R	DI	PI	Al	SI	HV	LV	NV	Nominal Voltage Only Follows
0102h	55h	X		Man		<u> </u>		Exponen		Vcc Nominal is 5 Volts
0104h	EAh	R	S	E	liood	ı	O AddrLii		•	I/O : Range=1, Bus16=1, Bus8=1,
										IO AddrLines=10
0106h	61h	L	5	A	S		NK	anges		Number of Address Ranges = 2 Address Size = 2 Length Size = 1
0108h	F0h			First	I/O Base	e Address	s (LSB)			First I/O Base Address = 1F0h
0108h	01h					e Address				
010Ch	07h					ength min				First I/O Range is 8 Byte Length
010Eh	F6h					se Addre				Second I/O Base Address = 3F6h
010EH	03h					se Addres				
0110h	01h					Length m				Second I/O Range is 2 Byte Length
0112h 0114h	EEh	S	Р	L		L <del>e</del> ngui M		Level		Share=1, Pulse=1, Level=1, Mask=0,
_					M		ILC		IRQ14 is recommended.	
0116h	21h	Χ	RFU	Р	RO	Α		T	Power Down, Twin Card supported.	
0118h	1Bh			CIS		TABLE_E	NTRY			Configuration Table Entry Tuple
011Ah	05h				TPL	_LINK				Link to next tuple
011Ch	02h	I	D			Configu	ration Inde	ex	No Interface Byte, Non Default Entry, Configuration Index = 2	
011Eh	01h	М	М	S	IR	IO	Т		Р	Has Vcc Info
0120h	01h	R	DI	PI	Al	SI	HV	LV	NV	Nominal Voltage Only Follows
0122h	B5h	Х		Man	tissa			Exponen		Vcc Nominal is 3.3 Volts
0124h	1Eh					ension		•		
0126h	1Bh			CIS		TABLE_E	NTRY			Configuration Table Entry Tuple
0128h	0Fh					_LINK		Link to next tuple		
012Ah	C3h	ı	D				ration Inde	ex		Interface Byte Follows, Default Entry,
U 12/ (II	30.1	•		L		2 3 migui	Sasti iiid	•		



										Configuration Index = 3		
012Ch	41h	W	R	Р	В		Interfa	ace Type		I/O Interface; Bvd's and wProt not used;		
										Ready active and Wait not used for		
										memory cycles.		
012Eh	99h	М	M		IR	10	Т		Р	Has Vcc, I/O, IRQ and Misc Info		
0130h	01h	R	DI	PI	Al	SI	HV	LV	NV	Nominal Voltage Only Follows		
0132h	55h	X		Man	tissa			Expone	nt	Vcc Nominal is 5 Volts		
0134h	EAh	R	S	Е		I	O AddrLi	nes		I/O : Range=1, Bus16=1, Bus8=1,		
										IO AddrLines=10		
0136h	61h	L	S	A	S		NR	langes		Number of Address Ranges = 2		
										Address Size = 2		
										Length Size = 1		
0138h	70h					e Address				First I/O Base Address = 170h		
013Ah	01h					Address						
013Ch	07h					ength min				First I/O Range is 8 Byte Length		
013Eh	76h					se Addre				Second I/O Base Address = 376h		
0140h	03h			Secon	id I/O Ba	se Addres	ss (MSB)					
0142h	01h			Sec	cond I/O	Length m				Second I/O Range is 2 Byte Length		
0144h	EEh	S	P	L	М		IRC	) Level		Share=1, Pulse=1, Level=1, Mask=0,		
										IRQ14 is recommended.		
0146h	21h	Χ	RFU	Р	RO	Α		Т		Power Down, Twin Card supported.		
0148h	1Bh			CIS	TPL_CF	TABLE_E	NTRY			Configuration Table Entry Tuple		
014Ah	05h				TPL	_LINK				Link to next tuple		
014Ch	03h	ı	D			Configu	ation Inde	ex		No Interface Byte, Non Default Entry,		
										Configuration Index = 3		
014Eh	01h	М	M	S	IR	10	Р	Has Vcc Info				
0150h	01h	R	DI	PI	Al	SI	HV	LV	Nominal Voltage Only Follows			
0152h	B5h	Χ		Man	tissa			Vcc Nominal is 3.3 Volts				
0154h	1Eh			·	Ext	ension	·					
0156h	14h				CISTPL	_NO_LIN	IK			No Link Tuple		
0158h	00h				TPL	_LINK				Link to next tuple		
015Ah	FFh				CIST	PL_END				End of List Tuple		



### **ATA Register Specifications**

#### **Data Register**

This register is a 16 bit register which is used to transfer data blocks between the card data buffer and the host. Data may be transferred by either a series of word accesses to the Data register or a series of byte accesses to the Data register.

D15	D14	D13	D12	D11	D10	D9	D8			
	Data Word									
	•		Odd Da	ta Byte			•			

D7	D6	D5	D4	D3	D2	D1	D0	
	Data Word							
			Data	Byte				

#### Error Register

This register contains additional information about the source of an error which has occurred in processing of the preceding command. This register should be checked by the host when ERR bit in the Status register is set. The Error register is a read only register.

D7	D6	D5	D4	D3	D2	D1	D0
BBK	UNC	0	IDNF	0	ABRT	0	AMNF

Field	function
BBK	This bit is set when a Bad Block is detected in requested ID field. Host can not read/write on data area that is marked as a Bad Block.
UNC	This bit is set when Uncorrectable error is occurred at reading the card.
IDNF	The requested sector ID is in error or cannot be found.
ABRT	This bit is set if the command has been aborted because of the card status condition. (Not ready, Write fault, etc.) or when an invalid command has been issued.
AMNF	This bit is set in case of a general error.

# Feature Register

This register is written by the host to provide command specific information to the drive regarding features of the drive which the host wish to utilize. The Feature register is a write only register.

D7	D6	D5	D4	D3	D2	D1	D0
			Featur	e byte			

# Sector Count Register

This register is written by the host with the number of sectors or blocks to be processed in the subsequent command. After the command is complete, the host may read this register to obtain the count of sectors left unprocessed by the command.

D7	D6	D5	D4	D3	D2	D1	D0
		•	Sector	Count	•	•	

#### Sector Number Register

This register is written by the host with the starting sector number to be used in the subsequent Cylinder-Head-Sector command. After the command is complete, the host may read the final sector number from this register. When logical block addressing is used, this register is written by the host with bit7 to 0 of the starting logical block number and contains bit7 to 0 of the final logical block number after the command is complete.

D7	D6	D5	D4	D3	D2	D1	D0
			Sector	Number			
	Logical I	Block Nu	mber bits	A07-A00	(LBA Add	ressing)	

#### **Cylinder Low Register**

This register is written by the host with the low-order byte of the starting cylinder address to be used in the subsequent Cylinder-Head-Sector command. After the command is complete, the host may read the low-order byte of the final cylinder number from this register. When logical block addressing is used, this register is written by the host with bits15 to 8 of the starting logical block number and contains bits15 to 8 of the final logical block number after the command complete.

D7	D6	D5	D4	D3	D2	D1	D0
			Cylinder	Low Byte			
	Logical I	Block Nu	mber bits	A15-A08	(LBA Add	lressing)	

#### Cylinder High Register

This register is written by the host with the high-order byte of the starting cylinder address to be used in the subsequent Cylinder-Head-Sector command. After the command is complete, the host may read the high-order byte of the final cylinder number from this register. When logical block addressing is used, this register is written by the host with bits 23 to 16 of the starting logical block number and contains bits23 to 16 of the final logical block number after the command is complete.


D	7	D6	D5	D4	D3	D2	D1	D0
				Cylinder	High Byte	)		
		Logical I	Block Nur	mber bits	A23-A16	(LBA Add	lressing)	

#### **Drive/Head Register**

The Drive/Head register is used to specify the selected drive of a pair of drives sharing a set of registers.

D7	D6	D5	D4	D3	D2	D1	D0
Х	LBA	Х	DRV	HS3	HS2	HS1	HS0
				LBA27	LBA26	LBA25	LBA24

Field	function
Field	TUTICUOTI
X	Undefined . "0" or "1".
LBA	This bit is "0" for CHS addressing and "1" for Logical Block addressing.
DRV	This bit is number of the drive which the host has



selected. When DRV is cleared, Drive0 is selected. When DRV is set, Drive1 is selected. The card is selected to be Drive0 or to be Drive1 using the "Copy" field of the PC Card Socket Copy Register.
HS3-0 of the head number in CHS addressing or LBA27- 24 of the Logical Block Number in LBA addressing.

### **Status and Alternate Status Registers**

The Status register and the Alternate Status register return the card status when read by the host. Reading the Status register clears a pending interrupt request while reading the Alternate Status register does not. The Status register and the Alternate Status register are read only registers.

D7	D6	D5	D4	D3	D2	D1	D0
BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR

Field	function
BSY	This bit is set when the card internal operation is executing. When this bit is set to "1", other bits in this register are invalid.
DRDY	DRDY indicates whether the card is capable of performing card operations.
DWF	This bit, if set, indicates a write fault has occurred.
DSC	This bit is set when the drive seek complete.
DRQ	This bit is set when the information can be transferred between the host and Data register.
CORR	This bit is set when a correctable data error has been occurred and the data has been corrected.
IDX	This bit is always set to "0".
ERR	This bit is set when the previous command has ended in some type of error. The error information is set in the other Status register bits or Error register. This bit is cleared by the next command.

### **Command Register**

The Command register contains the command code being sent to the device. Command execution begins immediately after this register is written. The Command register is a write only register.

D7	D6	D5	D4	D3	D2	D1	D0
			Com	mand			

### **Device Control Register**

This register is used to control the card interrupt request and to issue a soft reset to the card. The Device Control register is a write only register.

D7	D6	D5	D4	D3	D2	D1	D0
X	Х	X	X	1	SRST	nIEN	0

Field	function
Χ	don't care.
1	This bit is set to "1".
SRST	This bit is set to "1" in order to force the card to perform a Command Block Reset operation. This does not change the Card Configuration registers as a Hardware Reset does. The card remains in Reset until this bit is reset to "0".
nIEN	This bit is used for enabling IREQ#. When this bit is set to "0", IREQ# is enabled. When this bit is set to "1", IREQ# is disabled.
0	This bit is set to "0"

### **Drive Address Register**

This register is provided for compatibility with the AT disk drive interface.

D7	D6	D5	D4	D3	D2	D1	D0
X	nWT G		nHS	S3-0		nDS1	nDS0

Field	function
Х	This bit is unknown.
nWTG	This bit is set to "0" when a Flash write operation is in progress, otherwise it is set to "1".
nHS3-0	These bits is the negative value of Head Select bits in Drive/Head register.
nDS1	This bit is set to "0" when Slave drive is active and selected.
nDS0	This bit is set to "0" when Master drive is active and selected.



# **ATA Command Specifications**

This table summarizes the ATA command set with the paragraphs. Following shows the support commands and command codes which are written in command registers.

Command	Code	FR	SC	SN	CY	DR	HD
Check Power Mode	98h, E5h					у	
Execute Drive Diagnostic	90h					у	
Erase Sector(s)	C0h		у	у	у	у	у
Format Track	50h		у		у	у	у
Identify Drive	ECh					у	
Idle	97h, E3h		у			у	
Idle Immediate	95h, E1h					у	
Initialize Drive Parameters	91h		У			у	у
Read Buffer	E4h					у	
Read Long Sector	22h, 23h			у	у	у	у
Read Multiple	C4h		у	у	у	у	у
Read Sector(s)	20h, 21h		у	у	у	у	у
Read Verify Sector(s)	40h, 41h		У	у	у	у	у
Recalibrate	1xh					у	
Request Sense	03h					у	
Seek	7xh			у	у	у	у
Set Features	EFh	У	У			у	
Set Multiple mode	C6h		У			у	
Set Sleep Mode	99h, E6h					у	
Standby	96h, E2h					у	
Standby Immediate	94h, E0h					у	
Translate Sector	87h		У	у	у	у	у
Wear Level	F5h					у	
Write Buffer	E8h					у	
Write Long Sector	32h, 33h			у	у	у	у
Write Multiple	C5h		у	у	у	у	у
Write Multiple without Erase	CDh		у	у	у	у	у
Write Sector(s)	30h, 31h		У	у	у	у	у
Write Sector without Erase	38h		У	у	у	у	у
Write Verify	3Ch		У	У	у	у	у
ED - Footure Decistor	•	20 0	t - r C -				

FR: Feature Register,
SN: Sector Number Register,
DR: Drive bit of Drive/Head Register,
HD: Head No. of Drive/Head Register,

#### Check Power Mode(98h, E5h)

This command checks the power mode.

#### **Execute Drive Diagnostic(90h)**

This command performs the internal diagnostic tests implemented by the card.

#### Erase Sector(s)(C0h)

This command is used to pre-erase and condition data sectors in advance of a Write without Erase or Write Multiple without Erase command.

### Format Track(50h)

This command writes the desired head and cylinder of the selected drive with a FFh pattern.

#### **Identify Drive(ECh)**

This command enables the host to receive parameter information from the card. (Refer to the Identify Drive Information table.)

### **Idle(97h, E3h)**

This command causes the card to set BSY, enter the Idle mode, clear BSY and generate an interrupt. If the sector count is non-zero, the automatic power down mode is enabled. If the sector count is zero, the automatic power down mode is disabled.

#### Idle Immediate(95h, E1h)

This command causes the card to set BSY, enter the idle mode, clear BSY and generate an interrupt.

### **Initialize Drive Parameters(91h)**

This command allows the host to alter the number of sectors per track and the number of heads per cylinder.

#### Read Buffer(E4h)

This command enables the host to read the current contents of the card's sector buffer.

### Read Long Sector(22h, 23h)

This command is similar to the Read Sector(s) command except the contents of the Sector Count register are ignored and only one sector is read. The 512 data bytes and 4 ECC bytes are read into the buffer(with no ECC correction) and then transferred to the host.

#### Read Multiple(C4h)

This command performs similarly to the Read Sector(s) command. Interrupt are not generated on each sector, but on the transfer of a block which contains the number of sectors defined by a Set Multiple command.

### Read Sector(s)(20h, 21h)

This command transfers data from the card to the host. Data transfer starts at the sector specified by the Cylinder, Head, and Sector Number registers, and proceeds for the number of sectors specified in the Sector Count register.

#### Read Verify Sector(s)(40h, 41h)

This command is identical to the Read Sector(s) command, except that DRQ is not asserted, and no data is transferred to the host.

#### Recalibrate(1xh)

Although this command is supported for backward compatibility, it has no actual function. The card will always return good status at the completion of this command.

#### Request Sense(03h)

This command requests extended error information for the previous command.

#### Seek(7xh)

This command is supported for backward compatibility. Although this command has no actual function, it does perform a range check of valid track, and posts an IDNF error if the Head or Cylinder specified are out of bounds.

### Set Features(EFh)

This command is used by the host to establish or select certain features.

### **Set Multiple Mode(C6h)**

This command enables the card to perform Read and Write Multiple operations and establishes the block count for these commands. This card supports 1 sector block size.

# Set Sleep Mode(E6h, 99h)

This command causes the card to set BSY, enter the Sleep mode, clear BSY and generate an interrupt.

### Standby(96h, E2h)

This command causes the card to set BSY, enter the Standby mode, clear BSY and generate an interrupt.

### Standby Immediate(94h, E0h)

This command causes the card to set BSY, enter the Standby mode, clear BSY and generate an interrupt.

#### Translate Sector(87h)

This command allows the host to know the number of times an user sector has been erased and programmed. This card doesn't support the Hot Count value.

### Wear Leveling(F5h)

Although this command is supported for backward compatibility, it has no actual function. The card will always return good status at the completion of this command.



#### Write Buffer(E8h)

This command enables the host to overwrite contents of the card's sector buffer with any data pattern desired. This command has the same protocol as the Write Sector(s) command and transfers 512 bytes.

#### Write Long Sector(32h, 33h)

This command is similar to the Write Sector(s) except the contents of the Sector Count register are ignored and only one sector is written. The 512 data bytes and 4 ECC bytes are transferred from the host and then written from the buffer to the flash.

### Write Multiple(C5h)

This command is similar to the Write Sector(s) command. Interrupts are not presented on each sector, but on the transfer of a block which contains the number of sectors defined by Set Multiple command.

### Write Sector(s)(30h, 31h)

This command transfers data from the host to the card. Data transfer starts at the sector specified by the Cylinder, Head, and Sector Number registers, and proceeds for the number of sectors specified in the Sector Count register.

# Write Verify(3Ch)

This command is similar to the Write Sector(s) command, except each sector is verified immediately after being written.

# **Identify Drive Information**

Word Address	Data			Description
0	848Ah	Genera	l configu	ration bit-significant information
		15	1	Non-rotating disk drive
		14	0	Format speed tolerance gap not required
		13	0	Track offset option not available
		12	0	Data strobe offset option not available
		11	0	Rotational speed tolerance is < 0.5%
		10	1	Disk transfer rate > 10Mbs
		9	0	10Mbs <= Disk transfer rate > 5Mbs
		8	0	Disk transfer rate <= 5Mbs
		7	1	Removable cartridge drive
		6	0	Not a fixed drive
		5	0	Spindle motor control option not implemented
		4	0	Head switch time > 15us
		3	1	Not MFM encoded
		2	0	Not soft sectored
		1	1	Hard sectored
		0	0	Reserved
1	xxxxh		r of Cyli	inders
2	0000h	Reserve		
3	000xh		r of Hea	
4	0000h			ormatted bytes per track
5	0200h			ormatted bytes per sector
6	0020h			ors per track
7-8	xxxxh, xxxxh			ors per card (word $7 = MSW$ , word $8 = LSW$ )
9	0000h	Reserve		
10-19	2020h	Reserve		
20	0001h			ngle ported, single-sector, w/o read cache
21	0001h			512 byte increments
22	0004h			d on Read and Write Long command
23-26	xxxxh			ion, 8 ASCII characters
27-46	xxxxh			40 ASCII characters
47	0001h 0000h			ck Count=1 for Read/write Multiple commands
48				doubleword I/O
49 50	0200h 0000h	Reserve		BA supported, DMA not supported
51	0100h			le timing mode 1
52	0000h			not supported
53	0000h		54-58 ar	**
54	xxxxh			rent Cylinders
55	xxxxh			rent Heads
56	xxxxh			rent Sectors per Track
57	xxxxh			rrent Capacity in Sectors
58	0000h			irrent Capacity in Sectors
59	010xh			for Block Count for R/W Multiple commands
60	xxxxh			al number of user addressable LBA mode
61	xxxxh			tal number of user addressable LBA mode
62-255	0000h	Reserve		

# ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		-0.3~7.0	V
$V_{i}$	Input voltage	With respect to GND	-0.3~V <sub>CC</sub> +0.3	V
$V_{o}$	Output voltage		-0.3~V <sub>CC</sub> +0.3	V
$P_d$	Power dissipation	$T_a = 25 ^{\circ}C$	1.2	W
$T_{opr}$	Operating temperature		0~60	°C
$T_{stg}$	Storage temperature		-10~80	°C

### RECOMMENDED OPERATING CONDITIONS

G 1 1	Parameter	Limits				
Symbol	Farameter	Min.	Тур.	Max.	Unit	
V <sub>CC</sub> (5V)	V <sub>CC</sub> Supply voltage	4.5	5.0	5.5	V	
$V_{CC}(3.3V)$	V <sub>CC</sub> Supply voltage	3.135	3.3	3.465	V	
GND	System ground		0		V	
$V_{\mathrm{IH}}$	High input voltage	$0.7V_{CC}$		$V_{CC}$	V	
$V_{\mathrm{IL}}$	Low input voltage	0		0.8	V	

# $\textbf{DC ELECTRICAL CHARACTERISTICS} \ (Ta=0\sim60^{\circ}\text{C},\ Vcc=5V\pm10\% \ or\ Vcc=3.3V\pm5\%, unless\ otherwise\ noted)$

						Limits					
Symbol	Parameter	Test Condition	on	Mi	n.	Typ.	Ma	х.	Unit		
				3.135V	4.5V		3.465V	5.5V			
$ m V_{OH}$	High output voltage	I <sub>OH</sub> =2.0mA (3.135V) 4.0mA (4.5V)	READY, INPACK#, BVD1, BVD2	0.8 V <sub>CC</sub>		$0.8~\mathrm{V_{CC}}$			-		V
		I <sub>OH</sub> =3.5mA (3.135V) 7.0mA (4.5V)	the other outputs								
V <sub>OL</sub>	Low output voltage	I <sub>OL</sub> =-2.5mA (3.465V) -4.0mA (5.5V)	READY, INPACK#, BVD1, BVD2	-		-			0.	4	V
		I <sub>OL</sub> =-4.0mA (3.465V) -7.0mA (5.5V)	the other outputs								
$I_{OZ}$	Output current in off state	$CE1\# = CE2\# = V_{IH}$	D15-D0	-			±;	5	μА		
$I_{CCR}$	Active supply current (Read)	Output open				35		70	mA		
I <sub>CCW</sub>	Active supply current (Write)					40		100	mA		
$I_{CCS}$	Standby current (Auto power down)	$CE1\# = CE2\# = V_{IH}$						5	mA		

						Limits			
Symbol	Parameter	Test	Condition	Mi	n.	Тур.	Ma	х.	Unit
				3.135V	4.5V		3.465V	5.5V	
			CE1#,CE2#,						
			OE#,WE#,						
$I_{IH}$	High input current	$V_{IN}=V_{CC}$	IORD#,IOWR#,	-	1		1		μΑ
			REG#, CSEL,						
			A10-A0						
			RESET	63	90		70	110	
			BVD1,BVD2		-5		5		
			D15-D0						
			CE1#,CE2#,						
		$V_{IN}=GND$	OE#,WE#, REG#,	-14	-20		-90	-140	
$ m I_{IL}$	Low input current		IORD#,IOWR#,						
			CSEL						
		PC card mode	RESET	-7	-10		-45	-70	μΑ
			A10-A0	-	1		1		
			D15-D0	-,	5		5		
			CE1#,CE2#,						
		$V_{IN}=GND$	IORD#,IOWR#,	-	1		1		
			A10-A0,RESET						
		IDE mode	D15-D0	-(	5		5		
			OE#,WE#, REG#,	-14	-20		-90	-140	
			BVD1,BVD2						]
			CSEL	-7	-10		-45	-70	

# CAPACITANCE

Causala a I	Donomoston	Test conditions	Limits			**
Symbol Parameter		Test conditions	Min.	Typ.	Max.	Unit
Cı	Input capacitance	V <sub>I</sub> =GND, V <sub>i</sub> =25mV <sub>rms</sub> , f=1 MHz, T <sub>a</sub> =25°C			45	pF
Co	Output capacitance	Vo=GND, Vo=25mVrms, f=1 MHz, Ta=25°C			45	

Note: These parameters are not 100% tested.

# AC ELECTRICAL CHARACTERISTICS

### **MEMORY TIMING**

 $\textbf{Read Cycle[Attribute]} \ (Ta = 0 \sim 60 ^{\circ}\text{C}, \ Vcc = 5 \ V \pm 10 \% \ or \ Vcc = 3.3 \ V \pm 5 \% \ unless \ otherwise \ noted)$ 


Symbol	Parameter	Limits			Unit
	1 arameter	Min.	Тур.	Max.	Unit
tCR	Read cycle time	300			ns
ta(A)	Address access time			300	ns
ta(CE)	Card enable access time			300	ns
ta(OE)	Output enable access time			150	ns
tdis(CE)	Output disable time (from CE)			100	ns
tdis(OE)	Output disable time (from OE)			100	ns
ten(CE)	Output enable time (from CE)	5			ns
ten(OE)	Output enable time (from OE)	5			ns
tv(A)	Data valid time (after address change)	0			ns

# **Read Cycle[Common]** (Ta=0~60°C, Vcc=5V±10% or Vcc=3.3V±5% unless otherwise noted)

Carrala al	Parameter	Limits			Unit
Symbol	1 arameter	Min.	Тур.	Max.	Omt
tCR	Read cycle time	250			ns
ta(A)	Address access time			250	ns
ta(CE)	Card enable access time			250	ns
ta(OE)	Output enable access time			125	ns
tdis(CE)	Output disable time (from CE)			100	ns
tdis(OE)	Output disable time (from OE)			100	ns
ten(CE)	Output enable time (from CE)	5			ns
ten(OE)	Output enable time (from OE)	5			ns
tV(A)	Data valid time after address change	0			ns


# Write Cycle[Attribute and Common] (Ta=0~60°C, Vcc=5V±10% or Vcc=3.3V±5% unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Тур.	Max.	Unit
tCW	Write cycle time	250			ns
tw(WE)	Write pulse width	150			ns
tsu(A)	Address setup time	30			ns
tsu(A-WEH)	Address setup time with respect to WE high	180			ns
tsu(CE-WEH)	Card enable setup time with respect to WE high	180			ns
tsu(D-WEH)	Data setup time with respect to WE high	80			ns
th(D)	Data hold time	30			ns
trec(WE)	Write recovery time	30			ns
tdis(WE)	Output disable time (from WE)			100	ns
tdis(OE)	Output disable time (from OE)			100	ns
ten(WE)	Output enable time (from WE)	5			ns
ten(OE)	Output enable time (from OE)	5			ns
tsu(OE-WE)	OE set up time with respect to WE low	10			ns
th(OE-WE)	OE hold time with respect to WE high	10			ns



Note: Indicates the don't care input

# Write Cycle



# I/O READ (INPUT) TIMING

		Limit		
Symbol	Parameter	Min	Max	Unit
td(IORD)	Data Delay after IORD#		100	ns
th(IORD)	Data Hold following IORD#	0		ns
twIORD	IORD# Width Time	165		ns
tsu A(IORD)	Address Setup before IORD#	70		ns
th A(IORD)	Address Hold following IORD#	20		ns
tsu CE(IORD)	CE# Setup before IORD#	5		ns
th CE(IORD)	CE# Hold following IORD#	20		ns
tsu REG(IORD)	REG# Setup before IORD#	5		ns
th REG(IORD)	REG# Hold following IORD#	0		ns
tdf INPACK(IORD)	INPACK# Delay Falling from IORD#	0	45	ns
tdr INPACK(IORD)	INPACK# Delay Rising from IORD#		45	ns
tdf IOIS16(ADR)	IOIS16# Delay Falling from Address		35	ns
tdr IOIS16(ADR)	IOIS16# Delay Rising from Address		35	ns
tdf WT(IORD)	WAIT# Delay Falling from IORD#		35	ns
tdr(WT)	Data Delay from WAIT# Rising		0	ns
tw(WT)	WAIT# Width Time		350	ns

The maximum load on WAIT#, INPACK# and IOIS16# are 1 LSTTL with 50 pF total load.


# I/O WRITE (OUTPUT) TIMING

		Limit		
Symbol	Parameter	Min	Max	Unit
td(IOWR)	Data Setup before IOWR#	60		ns
th(IOWR)	Data Hold following IOWR#	30		ns
twIOWR	IOWR# Width Time	165		ns
tsu A((IOWR)	Address Setup before IOWR#	70		ns
th $A((IOWR)$	Address Hold following IOWR#	20		ns
tsu CE((IOWR)	CE# Setup before IOWR#	5		ns
th CE((IOWR)	CE# Hold following IOWR#	20		ns
tsu REG(IOWR)	REG# Setup before IOWR#	5		ns
th REG((IOWR)	REG# Hold following IOWR#	0		ns
tdf IOIS16(ADR)	IOIS16# Delay Falling from Address		35	ns
rdr IOIS16(ADR)	IOIS16# Delay Rising from Address		35	ns
tdf WT(IOWR)	WAIT# Delay Falling from IOWR#		35	ns
tw(WT)	WAIT# Width Time		350	ns
tdr IOWR(WT)	IOWR# high from WAIT# High	0		ns


The maximum load on WAIT#, INPACK# and IOIS16# are 1 LSTTL with 50 pF total load.



### I/O READ (INPUT) TIMING DIAGRAM




# I/O WRITE (OUTPUT) TIMING DIAGRAM



### **RECOMMENDED POWER UP/DOWN CONDITIONS** (Ta=0~60°C, unless otherwise noted)

0 1 1	D	C I'd		TT **		
Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
_		0V≤ Vcc <2V	0		Vcc	V
Vi(CE)	CE input voltage	2V≤ Vcc <v<sub>IH</v<sub>	Vcc-0.1	Vcc	Vcc+0.1	V
		$V_{IH} \leq V_{CC}$	$V_{IH}$		Vcc+0.1	V
tsu(Vcc)	CE setup time		20			ms
tsu(RESET)	RESET setup time		20			ms
trec(Vcc)	CE recover time		1			μs
tpr	Vcc rising time	10% →90% of Vcc	0.1		100	ms
tpf	Vcc falling time	90% of Vcc→10%	3		300	ms
tw(RESET)	RESET width		10			μs
th(Hi-zRESET)			1			ms
ts(Hi-zRESET)			0			ms

# POWER UP/DOWN TIMING DIAGRAM



#### Keep safty first in your circuit

• Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safty when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevetion against any malfunction or mishap.

#### Notes regarding these materials.

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the
  customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi
  Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of
  any product data, diagrams, charts or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of
  publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or
  other reasons. It is therefore recommended that customers contuct Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor
  product distributor for the latest product information before purchasing a product listed herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances
  in which human life is potentially at stake. Please contuct Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product
  distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transpotation,
  vehcular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these
  materials or the products contained therein.

